Scalable Processor Instruction Set Extension.

Saved in:
Bibliographic Details
Title: Scalable Processor Instruction Set Extension.
Authors: Becker, Jürgen, Thomas, Alexander
Source: IEEE Design & Test of Computers; Mar/Apr2005, Vol. 22 Issue 2, p136-148, 13p, 2 Black and White Photographs, 9 Diagrams, 2 Charts, 1 Graph
Subject Terms: MICROPROCESSORS, ADAPTIVE computing systems, COMPUTER systems, MPEG (Video coding standard), COMPUTER architecture
Abstract: Explores the integration of the general-purpose, SPARC-compliant Leon processor with the Extreme Processing Platform reconfigurable data path. Goal of the integration of optimizing the execution of complex multimedia applications such as MPEG-4; Benefits of the processor concept; Optimization of customized microprocessors or ASIC; Basis of the XPP architecture.
Database: Complementary Index
Be the first to leave a comment!
You must be logged in first