Scalable Processor Instruction Set Extension.
Gespeichert in:
| Titel: | Scalable Processor Instruction Set Extension. |
|---|---|
| Autoren: | Becker, Jürgen, Thomas, Alexander |
| Quelle: | IEEE Design & Test of Computers; Mar/Apr2005, Vol. 22 Issue 2, p136-148, 13p, 2 Black and White Photographs, 9 Diagrams, 2 Charts, 1 Graph |
| Schlagwörter: | MICROPROCESSORS, ADAPTIVE computing systems, COMPUTER systems, MPEG (Video coding standard), COMPUTER architecture |
| Abstract: | Explores the integration of the general-purpose, SPARC-compliant Leon processor with the Extreme Processing Platform reconfigurable data path. Goal of the integration of optimizing the execution of complex multimedia applications such as MPEG-4; Benefits of the processor concept; Optimization of customized microprocessors or ASIC; Basis of the XPP architecture. |
| Datenbank: | Complementary Index |
| FullText | Text: Availability: 0 CustomLinks: – Url: https://resolver.ebscohost.com/openurl?sid=EBSCO:edb&genre=article&issn=07407475&ISBN=&volume=22&issue=2&date=20050301&spage=136&pages=136-148&title=IEEE Design & Test of Computers&atitle=Scalable%20Processor%20Instruction%20Set%20Extension.&aulast=Becker%2C%20J%C3%BCrgen&id=DOI:10.1109/MDT.2005.43 Name: Full Text Finder Category: fullText Text: Full Text Finder Icon: https://imageserver.ebscohost.com/branding/images/FTF.gif MouseOverText: Full Text Finder – Url: https://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=EBSCO&SrcAuth=EBSCO&DestApp=WOS&ServiceName=TransferToWoS&DestLinkType=GeneralSearchSummary&Func=Links&author=Becker%20J Name: ISI Category: fullText Text: Nájsť tento článok vo Web of Science Icon: https://imagesrvr.epnet.com/ls/20docs.gif MouseOverText: Nájsť tento článok vo Web of Science |
|---|---|
| Header | DbId: edb DbLabel: Complementary Index An: 16753105 RelevancyScore: 832 AccessLevel: 6 PubType: Academic Journal PubTypeId: academicJournal PreciseRelevancyScore: 832.335205078125 |
| IllustrationInfo | |
| Items | – Name: Title Label: Title Group: Ti Data: Scalable Processor Instruction Set Extension. – Name: Author Label: Authors Group: Au Data: <searchLink fieldCode="AR" term="%22Becker%2C+Jürgen%22">Becker, Jürgen</searchLink><br /><searchLink fieldCode="AR" term="%22Thomas%2C+Alexander%22">Thomas, Alexander</searchLink> – Name: TitleSource Label: Source Group: Src Data: IEEE Design & Test of Computers; Mar/Apr2005, Vol. 22 Issue 2, p136-148, 13p, 2 Black and White Photographs, 9 Diagrams, 2 Charts, 1 Graph – Name: Subject Label: Subject Terms Group: Su Data: <searchLink fieldCode="DE" term="%22MICROPROCESSORS%22">MICROPROCESSORS</searchLink><br /><searchLink fieldCode="DE" term="%22ADAPTIVE+computing+systems%22">ADAPTIVE computing systems</searchLink><br /><searchLink fieldCode="DE" term="%22COMPUTER+systems%22">COMPUTER systems</searchLink><br /><searchLink fieldCode="DE" term="%22MPEG+%28Video+coding+standard%29%22">MPEG (Video coding standard)</searchLink><br /><searchLink fieldCode="DE" term="%22COMPUTER+architecture%22">COMPUTER architecture</searchLink> – Name: Abstract Label: Abstract Group: Ab Data: Explores the integration of the general-purpose, SPARC-compliant Leon processor with the Extreme Processing Platform reconfigurable data path. Goal of the integration of optimizing the execution of complex multimedia applications such as MPEG-4; Benefits of the processor concept; Optimization of customized microprocessors or ASIC; Basis of the XPP architecture. |
| PLink | https://erproxy.cvtisr.sk/sfx/access?url=https://search.ebscohost.com/login.aspx?direct=true&site=eds-live&db=edb&AN=16753105 |
| RecordInfo | BibRecord: BibEntity: Identifiers: – Type: doi Value: 10.1109/MDT.2005.43 Languages: – Code: eng Text: English PhysicalDescription: Pagination: PageCount: 13 StartPage: 136 Subjects: – SubjectFull: MICROPROCESSORS Type: general – SubjectFull: ADAPTIVE computing systems Type: general – SubjectFull: COMPUTER systems Type: general – SubjectFull: MPEG (Video coding standard) Type: general – SubjectFull: COMPUTER architecture Type: general Titles: – TitleFull: Scalable Processor Instruction Set Extension. Type: main BibRelationships: HasContributorRelationships: – PersonEntity: Name: NameFull: Becker, Jürgen – PersonEntity: Name: NameFull: Thomas, Alexander IsPartOfRelationships: – BibEntity: Dates: – D: 01 M: 03 Text: Mar/Apr2005 Type: published Y: 2005 Identifiers: – Type: issn-print Value: 07407475 Numbering: – Type: volume Value: 22 – Type: issue Value: 2 Titles: – TitleFull: IEEE Design & Test of Computers Type: main |
| ResultId | 1 |
Full Text Finder
Nájsť tento článok vo Web of Science