Search Results - types and design styles—(gate OR game) arrays general terms algorithms~
-
1
Authors:
Source: Technologies (2227-7080); Aug2025, Vol. 13 Issue 8, p321, 15p
-
2
Authors: et al.
Source: Asia-Pacific Journal of Operational Research; Dec2024, Vol. 41 Issue 6, p1-29, 29p
-
3
Authors: et al.
Contributors: et al.
Subject Terms: Categories and Subject Descriptors B.6.3 [Logic Design, Design Aids – Optimization, B.7.1 [Integrated Circuits, Types and Design Styles – Gate arrays General Terms Algorithms, Performance, Design, Experimentation Keywords FPGA, Technology Mapping, Cut Enumeration, Area Flow, Edge Flow
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.5175; http://www.eecs.berkeley.edu/~alanmi/publications/2008/fpga08_wmap.pdf
-
4
Authors: et al.
Source: Sensors (14248220); Dec2023, Vol. 23 Issue 23, p9495, 21p
Subject Terms: EDGE computing, ARTIFICIAL intelligence, PROCESS capability, INTERNET of things, ALGORITHMS
-
5
Source: Proceedings of the Annual Meeting of the United States Animal Health Association. 10/10/2024, Vol. 128, p1-339. 336p.
PDF Full Text -
6
Authors:
Source: Veterinary Evidence. Jul-Sep2025, Vol. 10 Issue 3, p1-31. 31p.
Subjects: Veterinary medicine, Ethics, Biology, Pragmatism, Worldview, Practice of veterinary medicine, Historical source material
PDF Full Text -
7
Authors: et al.
Source: Veterinary Sciences. Dec2024, Vol. 11 Issue 12, p627. 30p.
HTML Full Text PDF Full Text -
8
Authors:
Source: Veterinary Sciences. Sep2023, Vol. 10 Issue 9, p537. 25p.
HTML Full Text PDF Full Text -
9
Authors: et al.
Source: Journal of Animal Ecology. Jul2024, Vol. 93 Issue 7, p876-890. 15p.
HTML Full Text PDF Full Text -
10
Authors:
Contributors:
Source: http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/glsvlsi04/pdffiles/p348.pdf.
Subject Terms: Categories and Subject Descriptors B.6.3 [Logic Design, Design Aids—Optimization, B.7.1 [Integrated Circuits, Types and Design Styles—Gate Arrays General Terms Algorithms, Design Keywords SPFD, Logic Optimization, One-to-Many Rewiring (OMR
File Description: application/pdf
-
11
Authors: et al.
Contributors: et al.
Subject Terms: Categories and Subject Descriptors D.3.4 [Compilers, Parallelizing Compilers, B.5.2 [Designs Aids, Automatic Synthesis, D.7.1 [Types and Design Styles, Algorithms implemented in hardware, Gate Arrays General Terms Algorithms, Performance, Design, Experimentation Keywords Design Space Exploration, Data Dependence Analysis, Reuse Analysis, Loop Transformations
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.89.1833; http://www.ece.ucsb.edu/~kastner/ece253/reader/so02.pdf
-
12
Authors:
Contributors:
Subject Terms: Categories and Subject Descriptors B.3.2 [Memory Structures, Design Styles—Associative Memories, B.7.1 [Integrated Circuits, Types and Design Styles—Gate Arrays, E.2 [Data, Data Storage Representations—Hash-table representations General Terms Algorithms, Design, Performance Keywords FPGA, BRAM, Associative Memory, CAM, Cache, Hashing
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.366.3876; http://ic.ese.upenn.edu/pdf/dmhc_fpga2013.pdf
-
13
-
14
Authors: et al.
Contributors: et al.
Subject Terms: Categories and Subject Descriptors, D.3.4 [Programming Languages, Processors—Code generation, Compilers, Optimization, C.1.3 [Processor Architectures, Other Architecture Styles—Adaptable architectures, B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays General Terms, Algorithms, Languages, Performance Additional Key Words and Phrases, Instr
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.81.6354; http://ce.et.tudelft.nl/publicationfiles/1140_7_MoscuTecs.pdf
-
15
Authors: et al.
Contributors: et al.
Subject Terms: Categories and Subject Descriptors, B.6.3 [Logic Design, Design Aids—Optimization, B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays General Terms, Algorithms, Performance, Design, Experimentation Additional Key Words and Phrases, FPGA, technology mapping, cut enumeration, area flow, edge flow
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.127; http://www.eecs.berkeley.edu/~alanmi/publications/2009/trets09_wmap.pdf
-
16
Authors: et al.
Contributors: et al.
Source: http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/fpga04/pdffiles/p099.pdf.
Subject Terms: Categories and Subject Descriptors B.6.3 [Logic Design, Design Aids – Automatic synthesis, Optimization, B.7.1 [Integrated Circuits, Types and Design Styles – Gate arrays, B.7.2 [Integrated Circuits, Design Aids – Layout, Placement and routing, B.8.2 [Performance and Reliability, Performance Analysis and Design Aids. General Terms Algorithms, Performance, Design. Keywords FPGA, Logic synthesis, Placement, Timing Optimization
File Description: application/pdf
-
17
Authors:
Contributors:
Subject Terms: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles—Gate ar- rays, B.7.2 [Integrated Circuits, Design Aids—Placement and routing, D.1.3 [Programming Techniques, Concurrent Program- ming—Distributed programming General Terms Algorithms, Performance, Design Keywords Parallel placement, FPGAs, Timing-driven placement, Analytical
File Description: application/pdf
-
18
Authors: et al.
Contributors: et al.
Subject Terms: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles – Gate arrays, Advanced technologies, B.7.2 [Integrated Circuits, Design Aids – Placement and routing General Terms Algorithms, Design, Experimentation, Performance
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.379.4109; http://icims.csl.uiuc.edu/~dchen/research/FPCNA.pdf
-
19
Authors: et al.
Contributors: et al.
Subject Terms: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays, Algorithms implemented in hardware General Terms Algorithms, Measurement, Design, Verification Keywords PET, FPGA, Digital Signal Processing, Pulse Timing, Event Localization
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.2891; http://www.ee.washington.edu/faculty/hauck/publications/PET_timing_and_localization.pdf
-
20
Authors: et al.
Contributors: et al.
Subject Terms: Categories and Subject Descriptors B.6.3 [Logic Design, Design Aids—Optimization, B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays, J.6 [Computer-Aided Engineering, Computer-aided design (CAD) General Terms Algorithms Keywords FPGA, Technology Mapping, Cut Enumeration, Area Recovery, Lossless Synthesis
File Description: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.556.3220; http://www.blif.org/~satrajit/pubs/2006_FPGA_Improvements_to_FPGA_Tech_Mapping.pdf
Full Text Finder 
Nájsť tento článok vo Web of Science 
Full Text