Search Results - acm: c.: computer systems organization/c.1: processor architektura
-
1
Authors: Feldman, Julian
Source: Communications of the ACM. 5(9)
Subject Terms: Information and Computing Sciences, Information Systems, Information and computing sciences
File Description: application/pdf
-
2
Alternate Title: Stack matrix architecture for parallel processing using reverse Polish notation. (English)
Authors:
Source: Przegląd Elektrotechniczny; 2025, Issue 10, p82-89, 8p
-
3
Contributors:
Source: Bibliogr. przy poszczególnych referatach.
-
4
Authors: et al.
Source: DTIC AND NTIS
-
5
Source: Bibliogr. przy ref. Indeks.
Subject Terms: Architektura sieci komputerowych -- konferencje
-
6
Authors:
Contributors:
Subject Terms: procesor, čipová sada, inovace, architektura, otázky, technologie, Moodle, processor, chipset, innovation, architecture, questions, technology
File Description: 4772132 bytes; application/pdf
Relation: OSD002; http://hdl.handle.net/10084/88411; S2723; KAP098_FS_B2341_3902R001_2011
Availability: http://hdl.handle.net/10084/88411
-
7
Authors: By:VICTORIS
Source: Business Wire, March 11, 2004
-
8
Authors: et al.
Contributors: et al.
Source: Bibliogr. przy rozdz.
Indeks. -
9
Alternate Title: Information Architecture in Foreign Literature 1982–2018. Quantitative Analysis. (English)
Authors: Matysek, Anna
Source: Zagadnienia Informacji Naukowej; 2018, Vol. 112 Issue 2, p88-111, 24p
-
10
Transliterated Title: Projekt Hansa-East otwarta architektura szpitalnych systemów informatycznych--pierwsze doniesienie.
Authors: Borkowski W; Zakład Zdrowia Publicznego i Medycyny Szkolnej, Instytut Matki i Dziecka w Warszawie.
Source: Medycyna wieku rozwojowego [Med Wieku Rozwoj] 1999 Oct-Dec; Vol. 3 (4), pp. 605-13.
Publication Type: English Abstract; Journal Article
Journal Info: Publisher: Blue Sparks Pub. Group Country of Publication: Poland NLM ID: 100928610 Publication Model: Print Cited Medium: Print NLM ISO Abbreviation: Med Wieku Rozwoj Subsets: MEDLINE
MeSH Terms: Hospital Information Systems/*organization & administration , Hospital Information Systems/*standards, Computer Systems ; Delivery of Health Care, Integrated ; Pilot Projects ; Poland ; Systems Integration
-
11
Source: Business Wire, November 15, 2005
-
12
Alternate Title: ARCHITEKTURA CHMURY OBLICZENIOWEJ DLA APLIKACJI I SERWISÓW LOGISTYCZNYCH. (Polish)
Authors:
Source: Polish Journal of Management Studies; 2013, Vol. 8, p132-140, 9p
Subject Terms: CLOUD computing, DISTRIBUTED computing, CLOUD storage, SOFTWARE as a service
Company/Entity: UNIWERSYTET Wroclawski
-
13
Authors:
Source: SIGCSE Bulletin. Special Issue 2(3).
Peer Reviewed: N
Page Count: 132
Descriptors: Automation, Computer Assisted Instruction, Computer Programs, Computer Science Education, Computers, Conferences, Program Design, Programing, Programing Problems, Systems Development, Undergraduate Study
Journal Code: RIEDEC1971
-
14
Alternate Title: Energooszczędna architektura sieci dla rozwoju inteligentnych miast. (Polish)
Authors: et al.
Source: Przegląd Elektrotechniczny; 2023, Vol. 2023 Issue 9, p135-140, 6p
Subject Terms: URBAN growth, 6G networks, SMART cities, MIXED integer linear programming, PROCESS capability, SOFTWARE architecture, COMPUTER networking equipment
Reviews & Products: SUSTAINABLE Development Goals (United Nations)
-
15
Authors:
Contributors:
Source: Bibliogr. przy ref. Indeks.
-
16
Alternate Title: WYMAGANIA I ARCHITEKTURA SYSTEMU PŁATNOŚCI W INTERNECIE PRZYSZŁOŚCI. (Polish)
Authors:
Source: Business Informatics / Informatyka Ekonomiczna; 2012, Vol. 2 Issue 24, p91-103, 13p
-
17
Authors: Maccabe, Arthur B.
Source: Bibliogr. s. 539-544.
Subject Terms: Architektura komputerów, Komputery -- projektowanie i konstrukcja
-
18
Computer organization and programming : with an emphasis on the personal computer / C. William Gear.
Authors:
Contributors:
Source: Indeks.
-
19
Authors:
Source: Systémová Integrace; 2012, Vol. 19 Issue 4, p7-24, 18p
-
20
Authors:
Contributors:
Subject Terms: klasifikace procesorů, architektura procesorů, jazyk pro popis architektur, ADL, procesor, mikrokontrolér, MCS51, zřetězené zpracování, hazard, modelování, simulace, Codasip, CodAL, processor classification, processor architecture, architecture description languages, processor, microcontroller, pipeline, modeling, simulation
Time: 8051
File Description: application/pdf; text/html
Relation: KRŮPA, T. Vytvoření modelu procesoru 8051 [online]. Brno: Vysoké učení technické v Brně. Fakulta informačních technologií. 2014.; 79794; http://hdl.handle.net/11012/56513
Availability: http://hdl.handle.net/11012/56513
Nájsť tento článok vo Web of Science
Full Text Finder