Search Results - acm: c.: computer systems organization/c.1: processor architectures/c.1.4: parallel architektura*
-
1
Authors: et al.
Contributors: et al.
Source: Bibliogr. przy rozdz.
Indeks. -
2
Authors:
Contributors:
Source: Bibliogr. s. 310-339. Indeks.
-
3
Alternate Title: Stack matrix architecture for parallel processing using reverse Polish notation. (English)
Authors:
Source: Przegląd Elektrotechniczny; 2025, Issue 10, p82-89, 8p
-
4
Authors: By:MARTIN BANKS
Source: Financial Times (London, England), April 23, 1991, p. 10 9pp
-
5
Authors: et al.
Contributors: et al.
Source: Bibliogr. przy rozdz.
-
6
Contributors:
Subject Terms: Algorytmy, Architektura komputerów, Przetwarzanie równoległe (informatyka)
-
7
Authors: Shiva, Sajjan G.
Source: Bibliogr. przy rozdziałach.
Subject Terms: Architektura komputerów, Komputery równoległe, Komputery potokowe
-
8
Contributors:
-
9
Authors: et al.
Contributors: et al.
-
10
Authors: et al.
Contributors: et al.
Source: Bibliogr. przy rozdz. Indeks.
-
11
Authors: et al.
Contributors: et al.
Source: Bibliogr. przy rozdz. Indeks.
-
12
Contributors:
Source: Bibliogr. przy poszczególnych rozdziałach.
Subject Terms: Architektura komputerów, Przetwarzanie równoległe (informatyka)
-
13
-
14
-
15
Contributors:
Source: Bibliografia na stronach 434-440. Indeks.
-
16
Authors: Feldman, Julian
Source: Communications of the ACM. 5(9)
Subject Terms: Information and Computing Sciences, Information Systems, Information and computing sciences
File Description: application/pdf
-
17
Alternate Title: Information Architecture in Foreign Literature 1982–2018. Quantitative Analysis. (English)
Authors: Matysek, Anna
Source: Zagadnienia Informacji Naukowej; 2018, Vol. 112 Issue 2, p88-111, 24p
-
18
Authors:
Contributors:
Subject Terms: peephole optimalizátor, peephole optimalizace, LLVM, backend, překladač, mikroprocesorová architektura, popis architektury, peephole optimizer, peephole optimization, compiler, microprocessor architecture, architecture description
File Description: text/html
Relation: MINISTR, M. Peephole optimalizátor pro konfigurovatelné architektury procesorů [online]. Brno: Vysoké učení technické v Brně. Fakulta informačních technologií. 2012.; 79137; http://hdl.handle.net/11012/52891
Availability: http://hdl.handle.net/11012/52891
-
19
Authors:
Source: Scientific American. Oct 1987 257(4):66-74.
Peer Reviewed: N
Page Count: 9
Descriptors: Computer Software, Computers, Efficiency, Information Technology, Input Output, Input Output Devices, Problem Solving, Programing, Programing Languages, Science and Society, Systems Approach, Technological Advancement, Technology
Journal Code: CIJJAN1988
-
20
Authors: By:LOUISE KEHOE
Source: Financial Times (London, England), April 5, 1991, p. 12 11pp
Full Text Finder
Nájsť tento článok vo Web of Science