Search Results - acm: c.: computer systems organisation/c.1: processor architektura
-
1
Authors: Feldman, Julian
Source: Communications of the ACM. 5(9)
Subject Terms: Information and Computing Sciences, Information Systems, Information and computing sciences
File Description: application/pdf
-
2
Contributors:
Source: Bibliogr. przy poszczególnych referatach.
-
3
Authors:
Contributors:
Subject Terms: procesor, čipová sada, inovace, architektura, otázky, technologie, Moodle, processor, chipset, innovation, architecture, questions, technology
File Description: 4772132 bytes; application/pdf
Relation: OSD002; http://hdl.handle.net/10084/88411; S2723; KAP098_FS_B2341_3902R001_2011
Availability: http://hdl.handle.net/10084/88411
-
4
Alternate Title: Stack matrix architecture for parallel processing using reverse Polish notation. (English)
Authors:
Source: Przegląd Elektrotechniczny; 2025, Issue 10, p82-89, 8p
-
5
Alternate Title: Information Architecture in Foreign Literature 1982–2018. Quantitative Analysis. (English)
Authors: Matysek, Anna
Source: Zagadnienia Informacji Naukowej; 2018, Vol. 112 Issue 2, p88-111, 24p
-
6
Source: Bibliogr. przy ref. Indeks.
Subject Terms: Architektura sieci komputerowych -- konferencje
-
7
Authors: et al.
Contributors: et al.
Source: Bibliogr. przy rozdz.
Indeks. -
8
Authors: By:VICTORIS
Source: Business Wire, March 11, 2004
-
9
Source: Business Wire, November 15, 2005
-
10
Alternate Title: Energooszczędna architektura sieci dla rozwoju inteligentnych miast. (Polish)
Authors: et al.
Source: Przegląd Elektrotechniczny; 2023, Vol. 2023 Issue 9, p135-140, 6p
Subject Terms: URBAN growth, 6G networks, SMART cities, MIXED integer linear programming, PROCESS capability, SOFTWARE architecture, COMPUTER networking equipment
Reviews & Products: SUSTAINABLE Development Goals (United Nations)
-
11
Authors:
Contributors:
Source: Bibliogr. przy ref. Indeks.
-
12
Authors: et al.
Source: DTIC AND NTIS
-
13
Alternate Title: WYMAGANIA I ARCHITEKTURA SYSTEMU PŁATNOŚCI W INTERNECIE PRZYSZŁOŚCI. (Polish)
Authors:
Source: Business Informatics / Informatyka Ekonomiczna; 2012, Vol. 2 Issue 24, p91-103, 13p
-
14
Authors:
Contributors:
Subject Terms: klasifikace procesorů, architektura procesorů, jazyk pro popis architektur, ADL, procesor, mikrokontrolér, MCS51, zřetězené zpracování, hazard, modelování, simulace, Codasip, CodAL, processor classification, processor architecture, architecture description languages, processor, microcontroller, pipeline, modeling, simulation
Time: 8051
File Description: application/pdf; text/html
Relation: KRŮPA, T. Vytvoření modelu procesoru 8051 [online]. Brno: Vysoké učení technické v Brně. Fakulta informačních technologií. 2014.; 79794; http://hdl.handle.net/11012/56513
Availability: http://hdl.handle.net/11012/56513
-
15
Authors: et al.
Contributors: et al.
-
16
Authors: et al.
Source: Museology & Cultural Heritage / Muzeologia a Kulturne Dedicstvo; 2025, Vol. 13 Issue 1, p113-137, 25p
-
17
Authors:
Contributors:
Subject Terms: simulátor, emulátor, počítačový systém, procesor, instrukce, mikroinstrukce, mikroprocesor, architektura, simulator, emulator, computer system, processor, instruction, microinstruction, microprocessor, architecture
File Description: application/pdf; application/zip; text/html
Relation: FRIML, D. Výukový simulátor počítačového systému [online]. Brno: Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií. 2018.; 111121; http://hdl.handle.net/11012/81995
Availability: http://hdl.handle.net/11012/81995
-
18
Authors: By:SALLY LOANE
Source: Sydney Morning Herald, The (Australia), May 8, 1993 Spectrum Late, p. 46 5pp
-
19
Source: Investor's Business Daily (Los Angeles, CA), March 18, 2005 B NATIONAL, 18pp
-
20
Source: Investor's Business Daily (Los Angeles, CA), April 2, 2004 B NATIONAL, 20pp
Nájsť tento článok vo Web of Science
Full Text Finder