Search Results - acm: c.: computer system organizations/c.1: processor architecture/c.1.4: parallel architecture*

Distributed Architecture for Resource Management in Large Scale Grids

Authors: Jeanvoine, Emmanuel Rilling, Louis Morin, Christine et al.

Contributors: Jeanvoine, Emmanuel Rilling, Louis Morin, Christine et al.

Source: https://inria.hal.science/inria-00001066 ; [Research Report] PI 1775, 2006, pp.13.

Subject Terms: Grid computing, distributed system, peer-to-peer overlay networks, resource allocation, self-healing \\ Grille de calcul, système distribué, réseaux logiques pair-à-pair, allocation de ressources, auto-réparation, ACM: C.: Computer Systems Organization/C.2: COMPUTER-COMMUNICATION NETWORKS/C.2.4: Distributed Systems, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-OH]Computer Science [cs]/Other [cs.OH]

Relation: Report N°: PI 1775

Availability: https://inria.hal.science/inria-00001066
https://inria.hal.science/inria-00001066v1/document
https://inria.hal.science/inria-00001066v1/file/PI-1775.pdf

Towards a New Processor Architecture. ; Vers une nouvelle Architecture de Processeurs

Authors: Vincent, Pierre Landru, Jacques Ecole nationale supérieure Mines-Télécom Lille Douai (IMT Nord Europe) et al.

Contributors: Vincent, Pierre Landru, Jacques Ecole nationale supérieure Mines-Télécom Lille Douai (IMT Nord Europe) et al.

Source: https://hal.science/hal-05117313 ; 2025.

Subject Terms: silicon, parallel, serial, RISC, photonics, computer, optronics, optics, processor, fiber, laser, digital, silicium, parallèle, série, processeur, photonique, ordinateur, optronique, optique, numérique, fibre, ACM: B.: Hardware, ACM: C.: Computer Systems Organization, [INFO]Computer Science [cs], [PHYS]Physics [physics]

Availability: https://hal.science/hal-05117313
https://hal.science/hal-05117313v2/document
https://hal.science/hal-05117313v2/file/frParalSerieRiscV1.pdf

6.823 Computer System Architecture, Spring 2002 ; Computer System Architecture

Authors: Asanovic, Krste Arvind, V. Devadas, Srinivas et al.

Contributors: Asanovic, Krste Arvind, V. Devadas, Srinivas et al.

Subject Terms: computer architecture, computer system architecture, hardware, hardware design, software, software design, instruction set design, processor micro-architecture, pipelining, cache memory, virtual memory, I/O, input/output, interrupts, superscalar architectures, VLIW machines, vector supercomputers, multithreaded architectures, symmetric multiprocessors, parallel computers

Subject Geographic: Spring 2002

File Description: 15904 bytes; 18116 bytes; 76031 bytes; 38470 bytes; 13521 bytes; 17491 bytes; 17208 bytes; 11 bytes; 4586 bytes; 21366 bytes; 11602 bytes; 38351 bytes; 4755 bytes; 27322 bytes; 25313 bytes; 4039 bytes; 301 bytes; 354 bytes; 339 bytes; 180 bytes; 285 bytes; 67 bytes; 17685 bytes; 49 bytes; 143 bytes; 247 bytes; 19283 bytes; 262 bytes; 25949 bytes; 547311 bytes; 94135 bytes; 128447 bytes; 272685 bytes; 174522 bytes; 220321 bytes; 121050 bytes; 295953 bytes; 327250 bytes; 280519 bytes; 467767 bytes; 400880 bytes; 239528 bytes; 286310 bytes; 259091 bytes; 347438 bytes; 160795 bytes; 230943 bytes; 139072 bytes; 163877 bytes; 176304 bytes; 333149 bytes; 360886 bytes; 460427 bytes; 214591 bytes; 194918 bytes; 288178 bytes; 230380 bytes; 743706 bytes; 130008 bytes; 367269 bytes; 229817 bytes; 228911 bytes; 257717 bytes; 176594 bytes; 236711 bytes; 317637 bytes; 128440 bytes; 220287 bytes; 283791 bytes; 259095 bytes; 333152 bytes; 194914 bytes; 367265 bytes; 246274 bytes; 288561 bytes; 317555 bytes; 3486 bytes; 811 bytes; 813 bytes; 830 bytes; 573 bytes; 2097 bytes; 68877 bytes; 10290 bytes; 10280 bytes; 10259 bytes; 10289 bytes; 10256 bytes; 10262 bytes; 10226 bytes; 10242 bytes; 10668 bytes; 9922 bytes; 10240 bytes; 10247 bytes; 10051 bytes; 10239 bytes; 10621 bytes; 9759 bytes; 10266 bytes; 10318 bytes; 10265 bytes; 10850 bytes; 10310 bytes; 10246 bytes; 9622 bytes; 10276 bytes; 10250 bytes; 10269 bytes; 10326 bytes; 9976 bytes; 10263 bytes; 10366 bytes; 10298 bytes; 9909 bytes; 11017 bytes; 10292 bytes; 10071 bytes; 10303 bytes; 10241 bytes; 10260 bytes; 9750 bytes; 10287 bytes; 10236 bytes; text/html

Relation: local: 6.823; http://hdl.handle.net/1721.1/35849

Availability: http://hdl.handle.net/1721.1/35849

A continuation-based noninterruptible multithreading processor architecture.

Authors: Amamiya, Satoshi Amamiya, Makoto Hasegawa, Ryuzo et al.

Source: Journal of Supercomputing; Feb2009, Vol. 47 Issue 2, p228-252, 25p, 18 Diagrams, 1 Chart, 10 Graphs

Subject Terms: INTEGRATED circuits, SIMULTANEOUS multithreading processors, COMPUTER architecture, COMPUTERS, COMPUTER operating systems, COMPUTER software, COMPUTER programming

Efficient Breadth-First Search on the Cell/BE Processor.

Authors: Scarpazza, Daniele Paolo Villa, Oreste Petrini, Fabrizio

Source: IEEE Transactions on Parallel & Distributed Systems; Oct2008, Vol. 19 Issue 10, p1381-1395, 28p, 3 Black and White Photographs, 5 Charts, 8 Graphs

Subject Terms: MICROPROCESSORS, PARALLEL computer software, COMPUTER software development, BROADBAND communication systems, SOFTWARE architecture, PROGRAM transformation, PARALLEL programs (Computer programs), COMPUTER system design & construction, ALGORITHMS, SYSTEMS software, INTEGRATED circuits, COMPUTER software

A Survey on Memory-centric Computer Architectures.

Authors: GEBREGIORGIS, ANTENEH HOANG ANH DU NGUYEN JINTAO YU et al.

Source: ACM Journal on Emerging Technologies in Computing Systems; Oct2022, Vol. 18 Issue 4, p1-50, 50p

Subject Terms: COMPUTER architecture, INTERNET surveys, PARALLEL processing

Boosting Parallel Applications Performance on Applying DIM Technique in a Multiprocessing Environment.

Authors: Rutzig, Mateus B. Beck, Antonio C. S. Madruga, Felipe et al.

Source: International Journal of Reconfigurable Computing; 2011, p1-13, 13p

Subject Terms: MULTIPROCESSORS, SIMULTANEOUS multithreading processors, EMBEDDED computer systems, SYSTEMS on a chip, COMPUTER architecture, ADAPTIVE computing systems

High Level Transforms for SIMD and Low-Level Computer Vision Algorithms

Authors: Lacassagne, Lionel Etiemble, Daniel Zahraee, Hassan et al.

Contributors: Lacassagne, Lionel Etiemble, Daniel Zahraee, Hassan et al.

Source: Symposium on Principles and Practice of Parallel Programming / WPMVP ; https://inria.hal.science/hal-01094906 ; Symposium on Principles and Practice of Parallel Programming / WPMVP, Feb 2014, Orlando, Florida, United States. pp.8, ⟨10.1145/2568058.2568067⟩ ; https://sites.google.com/site/ppopp2014/

Subject Terms: Intel SSE & XeonPhi, SIMD, High Level Transforms, ARM Neon, IBM Altivec, code optimization, 2D stencil, low-level computer vision and image processing algorithms, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.1: Single Data Stream Architectures, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, ACM: D.: Software/D.1: PROGRAMMING TECHNIQUES/D.1.3: Concurrent Programming/D.1.3.1: Parallel programming, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.1: Compilers, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.6: Optimization, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.7: Feature Measurement, [INFO.INFO-DS]Computer Science [cs]/Data Structures and Algorithms [cs.DS], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [INFO.INFO-SE]Computer Science [cs]/Software Engineering [cs.SE], [INFO.INFO-DM]Computer Science [cs]/Discrete Mathematics [cs.DM], [INFO.INFO-RB]Computer Science [cs]/Robotics [cs.RO], [INFO.INFO-TI]Computer Science [cs]/Image Processing [eess.IV], [INFO.INFO-TS]Computer Science [cs]/Signal and Image Processing, [INFO.INFO-CV]Computer Science [cs]/Computer Vision and Pattern Recognition [cs.CV], [SPI.AUTO]Engineering Sciences [physics]/Automatic, [SPI.SIGNAL]Engineering Sciences [physics]/Signal and Image processing, [INFO.INFO-AO]Computer Science [cs]/Computer Arithmetic, [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC]

Subject Geographic: Orlando, Florida, United States

Availability: https://inria.hal.science/hal-01094906
https://inria.hal.science/hal-01094906v1/document
https://inria.hal.science/hal-01094906v1/file/simd-140122.pdf
https://doi.org/10.1145/2568058.2568067

From Scilab to Multicore Embedded Systems: Algorithms and Methodologies

Authors: Goulas, George Alefragis, Panayiotis Voros, Nikolaos S. et al.

Contributors: Goulas, George Alefragis, Panayiotis Voros, Nikolaos S. et al.

Source: Proceedings of the IEEE International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2012 ; https://inria.hal.science/hal-00752615 ; Proceedings of the IEEE International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2012, Jul 2012, Samos, Greece

Subject Terms: ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

Subject Geographic: Samos, Greece

Availability: https://inria.hal.science/hal-00752615

Architecture Studies and System Demonstrations of Optical Parallel Processor for AI and NI

Authors: Lee, Sing H. Esener, Sadik C. CALIFORNIA UNIV SAN DIEGO LA JOLLA DEPT OF ELECTRICAL AND COMPUTER ENGINEERING

Contributors: Lee, Sing H. Esener, Sadik C. CALIFORNIA UNIV SAN DIEGO LA JOLLA DEPT OF ELECTRICAL AND COMPUTER ENGINEERING

Source: DTIC AND NTIS

Subject Terms: Electrooptical and Optoelectronic Devices, Computer Hardware, COMPUTER ARCHITECTURE, MULTIPROCESSORS, PARALLEL PROCESSORS, OPTICAL PROCESSING, ELECTROOPTICS, COMPUTER PROGRAMMING, NERVOUS SYSTEM, ARTIFICIAL INTELLIGENCE, DEMONSTRATIONS, ARCHITECTURE, INTELLIGENCE, OPTICAL EQUIPMENT, ALGORITHMS, PROTOTYPES

File Description: text/html

Relation: http://www.dtic.mil/docs/citations/ADA244170

Availability: http://www.dtic.mil/docs/citations/ADA244170
http://oai.dtic.mil/oai/oai?&verb=getRecord&metadataPrefix=html&identifier=ADA244170

Evaluating RISC-V Vector Instruction Set Architecture Extension with Computer Vision Workloads.

Authors: Li, Ruo-Shi Peng, Ping Shao, Zhi-Yuan et al.

Source: Journal of Computer Science & Technology (10009000); Jul2023, Vol. 38 Issue 4, p807-820, 14p

Subject Terms: COMPUTER architecture, GRAYSCALE model, COMPUTER vision, COMPUTER performance, PARALLEL processing, ALGORITHMS

Covariance tracking: architecture optimizations for embedded systems

Authors: Romero, Andrés Lacassagne, Lionel Gouiffès, Michèle et al.

Contributors: Romero, Andrés Lacassagne, Lionel Gouiffès, Michèle et al.

Source: ISSN: 1687-6172.

Subject Terms: covariance-tracking, real-time image processing, SIMD, SSE, AVX, Neon, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.8: Scene Analysis/I.4.8.2: Motion, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.8: Scene Analysis/I.4.8.12: Tracking, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.7: Feature Measurement/I.4.7.1: Invariants, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.7: Feature Measurement/I.4.7.2: Moments, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.7: Feature Measurement/I.4.7.5: Texture, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures/C.1.4.1: Mobile processors, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.6: Optimization, [INFO.INFO-DS]Computer Science [cs]/Data Structures and Algorithms [cs.DS], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [SPI.AUTO]Engineering Sciences [physics]/Automatic, [SPI.SIGNAL]Engineering Sciences [physics]/Signal and Image processing, [INFO.INFO-AO]Computer Science [cs]/Computer Arithmetic, [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-SE]Computer Science [cs]/Software Engineering [cs.SE], [INFO.INFO-DM]Computer Science [cs]/Discrete Mathematics [cs.DM], [INFO.INFO-RB]Computer Science [cs]/Robotics [cs.RO], [INFO.INFO-TI]Computer Science [cs]/Image Processing [eess.IV], [INFO.INFO-TS]Computer Science [cs]/Signal and Image Processing, [INFO.INFO-CV]Computer Science [cs]/Computer Vision and Pattern Recognition [cs.CV]

Availability: https://inria.hal.science/hal-01094903
https://inria.hal.science/hal-01094903v1/document
https://inria.hal.science/hal-01094903v1/file/Eurasip%202014-12.pdf
https://doi.org/10.1186/1687-6180-2014-175

Implementing Wilson-Dirac Operator on the Cell Broadband Engine

Authors: Ibrahim, Khaled Z. Bodin, François Compilation, parallel architectures and system (CAPS) et al.

Contributors: Ibrahim, Khaled Z. Bodin, François Compilation, parallel architectures and system (CAPS) et al.

Source: https://inria.hal.science/inria-00203478 ; [Research Report] PI 1880, 2007, pp.23.

Subject Terms: IBM Cell BE, Vectorization, SIMD, Lattice QCD, Parallel Algorithms, Wilson-Dirac, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

Relation: Report N°: PI 1880

Availability: https://inria.hal.science/inria-00203478
https://inria.hal.science/inria-00203478v1/document
https://inria.hal.science/inria-00203478v1/file/PI-1880.pdf

SELF-ASSESSMENT PROCEDURE XII.

Authors: Winner, Robert I. Carter, Edward M.

Source: Communications of the ACM; Jan1984, Vol. 27 Issue 1, p29-36, 8p

Subject Terms: COMPUTER architecture, ASSOCIATIONS, institutions, etc., COMPUTER science, SYSTEMS development, COMPUTER systems, COMPUTERS, SOCIETIES, INSTRUCTIONAL systems, EDUCATION

On-Chip Debug Architecture for Multicore Processor.

Authors: Hyeongbae Park Jing-Zhe Xu Kil Hyun Kim et al.

Source: ETRI Journal; Feb2012, Vol. 34 Issue 1, p44-54, 11p

Subject Terms: SYSTEMS on a chip, DEBUGGING, MULTICORE processors, PROTOTYPES, COMPUTER architecture, COMPUTER interfaces

Scalable Programming Models for Massively Multicore Processors.

Authors: McCool, Michael D.

Source: Proceedings of the IEEE; May2008, Vol. 96 Issue 5, p816-831, 16p, 4 Diagrams

Subject Terms: COMPUTER programming, COMPUTER architecture, ALGORITHMS, CENTRAL processing units, COMPUTER interfaces, COMPUTER input-output equipment

Parallel Programming of Multi-processor SoC: A HW–SW Interface Perspective.

Authors: Kriaa, Lobna Bouchhima, Aimen Gligor, Marius et al.

Source: International Journal of Parallel Programming; Feb2008, Vol. 36 Issue 1, p68-92, 25p, 12 Diagrams, 10 Charts

Subject Terms: PARALLEL programming, MULTIPROGRAMMING (Electronic computers), PARALLEL processing, COMPUTER programming, COMPUTER software, APPLICATION software, COMPUTER interfaces, MULTIPROCESSORS, COMPUTER software industry

Top Picks in Computer Architecture from Conferences in 2018.

Authors: Dwarkadas, Sandhya

Source: IEEE Micro; May-Jun2019, Vol. 39 Issue 3, p6-10, 5p

Subject Terms: COMPUTER architecture, ORDER picking systems, MESSAGE authentication codes, PARALLEL computers, RANDOM access memory

Performance Advantage of Reconfigurable Cache Design on Multicore Processor Systems.

Authors: Jie Tao Kunze, Marcel Nowak, Fabian et al.

Source: International Journal of Parallel Programming; Jun2008, Vol. 36 Issue 3, p347-360, 14p, 2 Diagrams, 7 Graphs

Subject Terms: MICROPROCESSORS, MULTIPROCESSORS, MULTIPROGRAMMING (Electronic computers), ARRAY processors, DISTRIBUTED shared memory, MULTI-Batch (Electronic computer system), PROGRAMMING languages, ELECTRONIC systems, COMPUTERS, PARALLEL processing

Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor.

Authors: Pham, Dac C. Aipperspach, Tony Boerstler, David et al.

Source: IEEE Journal of Solid-State Circuits; Jan2006, Vol. 41 Issue 1, p179-196, 18p, 3 Black and White Photographs, 17 Diagrams, 3 Charts, 6 Graphs

Subject Terms: ELECTRONIC circuit design, ELECTRONIC systems, SYSTEMS software, LOGIC design, COMPUTER software, COMPUTER programming