Search Results - acm: c.: computer system organizacii/c.1: procesov architectures/c.1.4: parallel architecture~

Efficient parallel architecture for highly coupled real-time linear system applications

Authors: Carroll, Chester C Homaifar, Abdollah Barua, Soumavo

Subject Terms: Computer Operations And Hardware

Access URL: https://ntrs.nasa.gov/citations/19880010631

Parallel Computer Architectures for the SPMD Programming Model

Authors: 北島宏之 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3177822

Degree: 博士 (情報科学) -- 東北大学

A parallel architecture for computer graphics based on the conflict-free multiport frame buffer

Authors: 西村憲 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3127088

Degree: 博士 (理学) -- 東京大学

Study on architectures for parallel opto-electronic computer

Authors: 林森茂 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3116433

Degree: 博士 (工学) -- 東京工業大学

Design and implementation of function-classified parallel computer architecture for personal robots ASPIRE with application to active interface

Authors: 山崎信行 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3109093

Degree: 博士 (工学) -- 慶應義塾大学

Implementation of a blade element UH-60 helicopter simulation on a parallel computer architecture in real-time

Authors: Moxon, Bruce C Green, John A

Subject Terms: Aircraft Design, Testing And Performance

Access URL: https://ntrs.nasa.gov/citations/19910032090

Integrated Continuous Healthcare Team Computer System Architecture

Authors: Caeiro, J. Oliveira, H. Goes, M. et al.

Subject Terms: Integrated Continuous Healthcare, Computer System Architecture

Relation: Jasnau Caeiro, J., Oliveira, H., Goes, M., Lopes, M. J., & Fonseca, C. (2020). Integrated Continuous Healthcare Team Computer System Architecture. In D. Mendes, C. Fonseca, M. Lopes, J. García-Alonso, & J. Murillo (Eds.), Exploring the Role of ICTs in Healthy Aging (pp. 231-246). IGI Global.; https://www.igi-global.com/gateway/chapter/254655; nd; mjl@uevora.pt; cfonseca@uevora.pt; 745

Availability: http://hdl.handle.net/10174/34154

Modelling parallel programs and multiprocessor architectures with AXE

Authors: Yan, Jerry C Fineman, Charles E

Subject Terms: Computer Systems

Access URL: https://ntrs.nasa.gov/citations/19910015479

A comparison of message passing and shared memory architectures for data parallel programs

Authors: Klaiber, A. C. Levy, H. M.

Source: ACM SIGARCH Computer Architecture News ; volume 22, issue 2, page 94-105 ; ISSN 0163-5964

Availability: https://doi.org/10.1145/192007.192020
https://dl.acm.org/doi/10.1145/192007.192020
https://dl.acm.org/doi/pdf/10.1145/192007.192020

Book review: Computing with Parallel Architectures: T.Node edited by D. Gassilloud and J. C. Grossetie (Kluwer Academic Publishers 1991)

Authors: Allen, Ken

Source: ACM SIGARCH Computer Architecture News ; volume 20, issue 4, page 65-66 ; ISSN 0163-5964

Availability: https://doi.org/10.1145/142880.773996
https://dl.acm.org/doi/10.1145/142880.773996
https://dl.acm.org/doi/pdf/10.1145/142880.773996

MITRE's future generation computer architectures program

Authors: Bensley, E. H. Brando, T. J. Fohlin, J. C. et al.

Source: ACM SIGPLAN Notices ; volume 24, issue 4, page 99-101 ; ISSN 0362-1340 1558-1160

Availability: https://doi.org/10.1145/67387.67412
https://dl.acm.org/doi/10.1145/67387.67412
https://dl.acm.org/doi/pdf/10.1145/67387.67412

The new generation of computer architecture

Authors: Treleaven, Philip C.

Source: ACM SIGARCH Computer Architecture News ; volume 11, issue 3, page 402-409 ; ISSN 0163-5964

Availability: https://doi.org/10.1145/1067651.801680
https://dl.acm.org/doi/10.1145/1067651.801680
https://dl.acm.org/doi/pdf/10.1145/1067651.801680

L'architecture considérée sous le rapport de l'art, des moeurs et de la législation. Tome 1 / ; par C.-N. Ledoux. Tome premier, 1804

Authors: Ledoux, Claude-Nicolas, 1736-1806, Auteur du texte

Source: Bibliothèque nationale de France, département Réserve des livres rares, RES-V-25, 1804.

Relation: Notice d'ensemble : http://catalogue.bnf.fr/ark:/12148/cb30770251g; Notice d’oeuvre : http://catalogue.bnf.fr/ark:/12148/cb121212940; Notice du catalogue : http://catalogue.bnf.fr/ark:/12148/cb30770251g

Access URL: http://gallica.bnf.fr/ark:/12148/bpt6k1047050b

Parallel architecture and compilation techniques ; selection of workshop papers, guests' editors introduction

Authors: Bartolini, S. Giorgi, R. Protic, J. et al.

Source: ACM SIGARCH Computer Architecture News ; volume 29, issue 5, page 9-12 ; ISSN 0163-5964

Availability: https://doi.org/10.1145/563647.563651
https://dl.acm.org/doi/10.1145/563647.563651
https://dl.acm.org/doi/pdf/10.1145/563647.563651

Parallel memory system architectures for packet processing in network virtualization

Authors: 郡川, 智洋 Korikawa, Tomohiro

File Description: application/pdf

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I11689792

Degree: 博士(情報学) -- 京都大学

[Croquis de maisons et de détails d'architecture à Bourges] : [dessin] / [C. Meryon], 1852

Authors: Meryon, Charles, 1821-1868, Graveur

Source: Bibliothèque nationale de France, département Estampes et photographie, RESERVE FOL-B-6 (4), 1852.

Relation: Notice d'ensemble : http://catalogue.bnf.fr/ark:/12148/cb42129049v; Notice de recueil : http://catalogue.bnf.fr/ark:/12148/cb403476810; Appartient à : [Recueil. Oeuvre de Charles Meryon. Dessins]; Notice du catalogue : http://catalogue.bnf.fr/ark:/12148/cb42129049v

Access URL: http://gallica.bnf.fr/ark:/12148/btv1b550024734

A new architecture for FPGA based implementation of conversion of binary to double base number system (DBNS) using parallel search technique

Authors: Singha, Satrughna Ghosh, Aniruddha Sinha, Amitabha

Source: ACM SIGARCH Computer Architecture News ; volume 39, issue 5, page 12-18 ; ISSN 0163-5964

Availability: https://doi.org/10.1145/2093339.2093343
https://dl.acm.org/doi/10.1145/2093339.2093343
https://dl.acm.org/doi/pdf/10.1145/2093339.2093343

The architecture of replica ; A special-purpose computer system for active multi-sensory perception of 3-dimentional objects

Authors: Ma, Y. W. Krishnamurti, R.

Source: ACM SIGARCH Computer Architecture News ; volume 12, issue 3, page 30-37 ; ISSN 0163-5964

Availability: https://doi.org/10.1145/773453.808163
https://dl.acm.org/doi/10.1145/773453.808163
https://dl.acm.org/doi/pdf/10.1145/773453.808163

Performance modelling of parallel computer architectures

Authors: Harrison, P. G. Field, A. J.

Source: ACM SIGMETRICS Performance Evaluation Review ; volume 14, issue 1, page 18-27 ; ISSN 0163-5999

Availability: https://doi.org/10.1145/317531.317535
https://dl.acm.org/doi/10.1145/317531.317535
https://dl.acm.org/doi/pdf/10.1145/317531.317535

A specialized computer architecture for high-speed text searching

Authors: Roberts, David C.

Source: ACM SIGIR Forum ; volume 10, issue 4, page 12-15 ; ISSN 0163-5840

Availability: https://doi.org/10.1145/1095286.1095292
https://dl.acm.org/doi/10.1145/1095286.1095292
https://dl.acm.org/doi/pdf/10.1145/1095286.1095292