Search Results - acm: c.: computer system organizacia/c.1: proceso architectures/c.1.4: parallel architecture*

Parallel Computer Architectures for the SPMD Programming Model

Authors: 北島宏之 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3177822

Degree: 博士 (情報科学) -- 東北大学

A parallel architecture for computer graphics based on the conflict-free multiport frame buffer

Authors: 西村憲 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3127088

Degree: 博士 (理学) -- 東京大学

Study on architectures for parallel opto-electronic computer

Authors: 林森茂 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3116433

Degree: 博士 (工学) -- 東京工業大学

Design and implementation of function-classified parallel computer architecture for personal robots ASPIRE with application to active interface

Authors: 山崎信行 [著]

File Description: image/jp2

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I3109093

Degree: 博士 (工学) -- 慶應義塾大学

L'architecture considérée sous le rapport de l'art, des moeurs et de la législation. Tome 1 / ; par C.-N. Ledoux. Tome premier, 1804

Authors: Ledoux, Claude-Nicolas, 1736-1806, Auteur du texte

Source: Bibliothèque nationale de France, département Réserve des livres rares, RES-V-25, 1804.

Relation: Notice d'ensemble : http://catalogue.bnf.fr/ark:/12148/cb30770251g; Notice d’oeuvre : http://catalogue.bnf.fr/ark:/12148/cb121212940; Notice du catalogue : http://catalogue.bnf.fr/ark:/12148/cb30770251g

Access URL: http://gallica.bnf.fr/ark:/12148/bpt6k1047050b

Parallel memory system architectures for packet processing in network virtualization

Authors: 郡川, 智洋 Korikawa, Tomohiro

File Description: application/pdf

Access URL: https://ndlsearch.ndl.go.jp/books/R100000039-I11689792

Degree: 博士(情報学) -- 京都大学

ARC 2014: A Multidimensional FPGA-Based Parallel DBSCAN Architecture

Authors: Scicluna, N Bouganis, C-S

Source: ACM Transactions on Reconfigurable Technology and Systems. 9:1-15

Subject Terms: Technology, 1006 Computer Hardware, Science & Technology, Design, Performance, parallel hardware architectures, Hardware & Architecture, 02 engineering and technology, DBSCAN, Clustering, 03 medical and health sciences, 0302 clinical medicine, Computer Science, 0202 electrical engineering, electronic engineering, information engineering, ALGORITHM, Computer Science, Hardware & Architecture, Algorithms, FPGA

Access URL: https://dblp.uni-trier.de/db/journals/trets/trets9.html#SciclunaB15
https://dl.acm.org/doi/pdf/10.1145/2724722
http://dblp.uni-trier.de/db/journals/trets/trets9.html#SciclunaB15
https://doi.org/10.1145/2724722
http://cas.ee.ic.ac.uk/people/ccb98/papers/SciclunaTRETS15.pdf
http://hdl.handle.net/10044/1/32909

[Croquis de maisons et de détails d'architecture à Bourges] : [dessin] / [C. Meryon], 1852

Authors: Meryon, Charles, 1821-1868, Graveur

Source: Bibliothèque nationale de France, département Estampes et photographie, RESERVE FOL-B-6 (4), 1852.

Relation: Notice d'ensemble : http://catalogue.bnf.fr/ark:/12148/cb42129049v; Notice de recueil : http://catalogue.bnf.fr/ark:/12148/cb403476810; Appartient à : [Recueil. Oeuvre de Charles Meryon. Dessins]; Notice du catalogue : http://catalogue.bnf.fr/ark:/12148/cb42129049v

Access URL: http://gallica.bnf.fr/ark:/12148/btv1b550024734

SPAA'95 : 7th annual ACM symposium on parallel algorithms and architectures : July 17-19, 1995, Santa Barbara, California / spons. by ACM SIGACT, ACM SIGARCH in cooperation with EATCS.

Authors: ACM Symposium on Parallel Algorithms and Architectures (7 ; 1995 ; Santa Barbara). ACM Special Interest Group for Algorithms and Computation Theory. ACM Special Interest Group on Computer Architecture. et al.

Contributors: ACM Symposium on Parallel Algorithms and Architectures (7 ; 1995 ; Santa Barbara). ACM Special Interest Group for Algorithms and Computation Theory. ACM Special Interest Group on Computer Architecture. et al.

Source: Bibliogr. przy rozdz.
Index.

Access URL: http://katalog.nukat.edu.pl/lib/item?id=chamo:1759879&theme=nukat

SPAA'94 : 6th annual ACM symposium on parallel algorithms and architectures : June 27-29, 1994, Cape May, New Jersey / spons. by ACM SIGACT, ACM SIGARCH in cooperation with EATCS.

Authors: ACM Symposium on Parallel Algorithms and Architectures (6 ; 1994 ; Cape May). ACM Special Interest Group for Automata and Computability Theory. ACM Special Interest Group on Computer Architecture. et al.

Contributors: ACM Symposium on Parallel Algorithms and Architectures (6 ; 1994 ; Cape May). ACM Special Interest Group for Automata and Computability Theory. ACM Special Interest Group on Computer Architecture. et al.

Source: Bibliogr. przy rozdz.
Indeks.

Subject Terms: Przetwarzanie równoległe (informatyka) -- konferencje, Algorytmy -- konferencje, Architektura komputerów -- konferencje

Access URL: http://katalog.nukat.edu.pl/lib/item?id=chamo:1759872&theme=nukat

ViperVM: a runtime system for parallel functional high-performance computing on heterogeneous architectures

Authors: Henry, Sylvain

Contributors: Henry, Sylvain

Source: Proceedings of the 2nd ACM SIGPLAN workshop on Functional high-performance computing. :3-12

Subject Terms: High-Performance Computing, [INFO.INFO-CL] Computer Science [cs]/Computation and Language [cs.CL], Heterogeneous Architectures, Parallel Functional Programming, 0202 electrical engineering, electronic engineering, information engineering, 02 engineering and technology

File Description: application/pdf

Access URL: https://inria.hal.science/hal-00851122v1
https://hal.inria.fr/hal-00851122
https://doi.org/10.1145/2502323.2502329
https://dblp.uni-trier.de/db/conf/icfp/fhpc2013.html#Henry13
https://hal.inria.fr/hal-00851122/document
https://dl.acm.org/doi/10.1145/2502323.2502329

De l'architecture des forteresses, ou De l'art de fortifier les places, et de disposer les établissemens de tout genre, qui ont rapport à la guerre . Premiere partie. Essai sur la fortification... par C. F. Mandar.., 1801

Authors: Mandar, Charles François, 1757-1844, Auteur du texte

Source: Bibliothèque nationale de France, département Littérature et art, V-22465, 1801.

Relation: Notice du catalogue : http://catalogue.bnf.fr/ark:/12148/cb30870419q

Access URL: http://gallica.bnf.fr/ark:/12148/bpt6k9640257v

Notice sur la vie et les travaux du C. Antoine, architecte de l'ancienne Académie d'architecture, de la Société des sciences, lettres et arts de Paris, et membre de l'Institut national de France, lue dans la séance publique de l'Institut, du 8 vendémiaire an 12, par Joachim le Breton, secrétaire perpetuel de la classe des beaux-arts, et membre de celle d'histoire et de littérature ancienne, 1803

Source: Bibliothèque nationale de France, département Estampes et photographie, RESERVE 8-YA3-27 (50, 1396), 1803.

Relation: Notice de recueil : http://catalogue.bnf.fr/ark:/12148/cb44343928z; Appartient à : Collection Deloynes. Tome 50, pièces 1336 à 1396, Supplément au Tome V; Notice du catalogue : http://catalogue.bnf.fr/ark:/12148/cb443480249

Access URL: http://gallica.bnf.fr/ark:/12148/btv1b10537578r

Simulation of Hybrid Edge Computing Architectures

Authors: Luca Serena Mirko Zichichi Gabriele D'Angelo et al.

Source: Proceedings of the 2021 IEEE/ACM 25th International Symposium on Distributed Simulation and Real Time Applications, DS-RT 2021
2021 IEEE/ACM 25th International Symposium on Distributed Simulation and Real Time Applications (DS-RT)

Subject Terms: Computer Science - Networking and Internet Architecture, Networking and Internet Architecture (cs.NI), FOS: Computer and information sciences, simulation, edge computing, peer-to-peer, communication, performance evaluation, Computer Science - Distributed, Parallel, and Cluster Computing, 0202 electrical engineering, electronic engineering, information engineering, Distributed, Parallel, and Cluster Computing (cs.DC), 02 engineering and technology

File Description: application/pdf

Access URL: http://arxiv.org/pdf/2108.12592
http://arxiv.org/abs/2108.12592
https://arxiv.org/abs/2108.12592
https://arxiv.org/pdf/2108.12592
https://dblp.uni-trier.de/db/journals/corr/corr2108.html#abs-2108-12592
https://hdl.handle.net/11576/2690559
https://doi.org/10.1109/DS-RT52167.2021.9576121
https://hdl.handle.net/11585/831938
https://ieeexplore.ieee.org/document/9576121
https://doi.org/10.1109/DS-RT52167.2021.9576121

High-Throughput Deblocking Filter Architecture Using Quad Parallel Edge Filter for H.264 Video Coding Systems

Authors: C. Prayline Rajabai S. Sivanantham

Source: IEEE Access, Vol 7, Pp 99642-99650 (2019)

Subject Terms: Advancements in Video Coding Standards and Techniques, 02 engineering and technology, Filter (signal processing), FOS: Mathematics, 0202 electrical engineering, electronic engineering, information engineering, Image Compression Techniques and Standards, Scalable Video Coding, Image Quality Assessment in Multimedia Content, throughput, Coding (social sciences), VLSI architecture, Statistics, High Efficiency Video Coding (HEVC), Computer hardware, Deblocking filter, Computer science, Throughput, TK1-9971, Video processing, Video tracking, Signal Processing, Computer Science, Physical Sciences, Telecommunications, Wireless, H.264/AVC, Computer vision, Electrical engineering. Electronics. Nuclear engineering, Computer Vision and Pattern Recognition, video compression, Multiview Video Coding, Mathematics, Video Coding

Access URL: https://ieeexplore.ieee.org/ielx7/6287639/8600701/08768053.pdf
https://doaj.org/article/f44e75e0c0db4643a977c8cb00baf7b1
https://dblp.uni-trier.de/db/journals/access/access7.html#CS19
https://ieeexplore.ieee.org/document/8768053

Sequential PDEVS Architecture

Authors: Vicino, Damián Niyonkuru, Daniella Wainer, Gabriel et al.

Contributors: Vicino, Damián Niyonkuru, Daniella Wainer, Gabriel et al.

Subject Terms: PDEVS, simulator, D211 [SOFTWARE ENGINEERING]: Sequential Programming, architecture, D14 [PROGRAMMING TECH-NIQUES]: Sequential Programming, [INFO.INFO-MO] Computer Science [cs]/Modeling and Simulation, ACM Classification Keywords I68 [SIMULATION AND MODELING]: Types of Simu-lation---Discrete event, sequential

File Description: application/pdf

Access URL: https://inria.hal.science/hal-01274279v1
https://hal.inria.fr/hal-01274279/document
https://dl.acm.org/doi/10.5555/2872965.2872988
https://hal.univ-cotedazur.fr/hal-01274279v1
https://www.archives-ouvertes.fr/hal-01274279v1
https://hal.archives-ouvertes.fr/hal-01274279v1
https://dl.acm.org/citation.cfm?id=2872988

Parallel generation of architecture on the GPU.

Authors: Steinberger, Markus Kenzel, Michael Kainz, Bernhard et al.

Source: Computer Graphics Forum. May2014, Vol. 33 Issue 2, p73-82. 10p.

Subject Terms: *PARALLEL computers, *COMPUTER architecture, *GRAPHICS processing units, *SHAPE recognition (Computer vision), *STOCHASTIC analysis, *CENTRAL processing units

Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration

Authors: Genc, Hasan Kim, Seah Amid, Alon et al.

Contributors: Genc, Hasan Kim, Seah Amid, Alon et al.

Source: 2021 58th ACM/IEEE Design Automation Conference (DAC).

Subject Terms: Performance (cs.PF), FOS: Computer and information sciences, Computer Science - Machine Learning, Computer Science - Performance, Computer Science - Distributed, Parallel, and Cluster Computing, Hardware Architecture (cs.AR), 0103 physical sciences, 0202 electrical engineering, electronic engineering, information engineering, Distributed, Parallel, and Cluster Computing (cs.DC), 02 engineering and technology, Computer Science - Hardware Architecture, 01 natural sciences, Machine Learning (cs.LG)

File Description: application/pdf

Access URL: http://arxiv.org/pdf/1911.09925
http://arxiv.org/abs/1911.09925
https://dblp.uni-trier.de/db/conf/dac/dac2021.html#GencKAHIPZGLMO021

Multi-objective scheduling of Scientific Workflows in multisite clouds

Authors: Liu, Ji Pacitti, Esther Valduriez, Patrick et al.

Contributors: Liu, Ji Pacitti, Esther Valduriez, Patrick et al.

Source: Recercat. Dipósit de la Recerca de Catalunya
instname
UPCommons. Portal del coneixement obert de la UPC
Universitat Politècnica de Catalunya (UPC)

Subject Terms: multi-objective scheduling, Multisite cloud, [INFO.INFO-DB]Computer Science [cs]/Databases [cs.DB], Parallel processing (Electronic computers), Processament en paral·lel (Ordinadors), Enginyeria electrònica [Àrees temàtiques de la UPC], Scientific workflow, Workflow computing systems, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures/C.1.4.0: Distributed architectures, 02 engineering and technology, Cicle de treball, Scientific workflow management system, multisite cloud, Multi-objective scheduling, 0202 electrical engineering, electronic engineering, information engineering, [INFO.INFO-DB] Computer Science [cs]/Databases [cs.DB], Algorismes computacionals, parallel execution, Algorithms and architectures for advanced scientific computing, Àrees temàtiques de la UPC::Enginyeria electrònica, scientific workflow management system, Parallel execution

File Description: application/pdf

Access URL: https://upcommons.upc.edu/bitstream/2117/95941/1/Multi-objective%20scheduling%20of%20scientific%20workflows%20in%20Multisite.pdf
http://hdl.handle.net/2117/95941
https://upcommons.upc.edu/handle/2117/95941
https://core.ac.uk/display/81576844
https://www.sciencedirect.com/science/article/pii/S0167739X16300917
https://dblp.uni-trier.de/db/journals/fgcs/fgcs63.html#LiuPVOM16
https://hal-lirmm.ccsd.cnrs.fr/lirmm-01342203/document
https://hal.archives-ouvertes.fr/lirmm-01342203

A continuation-based noninterruptible multithreading processor architecture.

Authors: Amamiya, Satoshi Amamiya, Makoto Hasegawa, Ryuzo et al.

Source: Journal of Supercomputing; Feb2009, Vol. 47 Issue 2, p228-252, 25p, 18 Diagrams, 1 Chart, 10 Graphs

Subject Terms: INTEGRATED circuits, SIMULTANEOUS multithreading processors, COMPUTER architecture, COMPUTERS, COMPUTER operating systems, COMPUTER software, COMPUTER programming