Výsledky vyhledávání - acm: c.: computer system organisation/c.1: processor architectures/c.1.4: parallel architecture~

Distributed Architecture for Resource Management in Large Scale Grids

Autoři: Jeanvoine, Emmanuel Rilling, Louis Morin, Christine a další

Přispěvatelé: Jeanvoine, Emmanuel Rilling, Louis Morin, Christine a další

Zdroj: https://inria.hal.science/inria-00001066 ; [Research Report] PI 1775, 2006, pp.13.

Témata: Grid computing, distributed system, peer-to-peer overlay networks, resource allocation, self-healing \\ Grille de calcul, système distribué, réseaux logiques pair-à-pair, allocation de ressources, auto-réparation, ACM: C.: Computer Systems Organization/C.2: COMPUTER-COMMUNICATION NETWORKS/C.2.4: Distributed Systems, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-OH]Computer Science [cs]/Other [cs.OH]

Relation: Report N°: PI 1775

Dostupnost: https://inria.hal.science/inria-00001066
https://inria.hal.science/inria-00001066v1/document
https://inria.hal.science/inria-00001066v1/file/PI-1775.pdf

Parameter Exploration to Improve Performance of Memristor-Based Neuromorphic Architectures

Autoři: Mahyar Shahsavari Pierre Boulet Boulet, Pierre a další

Přispěvatelé: Mahyar Shahsavari Pierre Boulet Boulet, Pierre a další

Zdroj: IEEE Transactions on Multi-Scale Computing Systems. 4:833-846

Témata: [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], Neuromorphic Computing, 0301 basic medicine, [INFO.INFO-DC]Computer Science [cs]/Distributed, [INFO.INFO-AR] Computer Science [cs]/Hardware Architecture [cs.AR], ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.3: Other Architecture Styles/C.1.3.7: Neural nets, [INFO.INFO-NE] Computer Science [cs]/Neural and Evolutionary Computing [cs.NE], Unsupervised Learning, 02 engineering and technology, [INFO.INFO-NE]Computer Science [cs]/Neural and Evolutionary Computing [cs.NE], Memristor, Parallel, [INFO.INFO-ES] Computer Science [cs]/Embedded Systems, Spiking Neural Networks, 03 medical and health sciences, and Cluster Computing [cs.DC], Parameter Evaluations, [INFO.INFO-ET] Computer Science [cs]/Emerging Technologies [cs.ET], [INFO.INFO-DC] Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], 0202 electrical engineering, electronic engineering, information engineering, [INFO.INFO-ES]Computer Science [cs]/Embedded Systems, [INFO.INFO-ET]Computer Science [cs]/Emerging Technologies [cs.ET]

Popis souboru: application/pdf

Přístupová URL adresa: https://hal.archives-ouvertes.fr/hal-01615032/file/TMSCSSI-2016-10-0051.R1-main.pdf
https://ieeexplore.ieee.org/document/8063353
https://hal.archives-ouvertes.fr/hal-01615032/document
https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=201902258056300336
https://dblp.uni-trier.de/db/journals/tmscs/tmscs4.html#ShahsavariB18
https://hal.archives-ouvertes.fr/hal-01615032
https://hal.science/hal-01615032v1/document
https://hal.science/hal-01615032v1
https://doi.org/10.1109/tmscs.2017.2761231

Survey of Models and Architectures to Ensure Linked Data Access

Autoři: Toure, Mahamadou Gandon, Fabien Guidedi, Kaladzavi a další

Přispěvatelé: Toure, Mahamadou Gandon, Fabien Guidedi, Kaladzavi a další

Zdroj: https://inria.hal.science/hal-03956456 ; Inria & Université Côte d'Azur, CNRS, I3S. 2023, pp.23.

Témata: Web of Data, Gossip protocol, graph replication, limited connectivity, semantic overlay, mobile contributor, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures/C.1.4.0: Distributed architectures, ACM: I.: Computing Methodologies/I.2: ARTIFICIAL INTELLIGENCE/I.2.4: Knowledge Representation Formalisms and Methods, [INFO.INFO-DS]Computer Science [cs]/Data Structures and Algorithms [cs.DS]

Dostupnost: https://inria.hal.science/hal-03956456
https://inria.hal.science/hal-03956456v1/document
https://inria.hal.science/hal-03956456v1/file/MahamadouToureSurvey.pdf

Software Abstractions for Parallel Architectures ; Abstractions Logicielles pour Architectures Parallèles

Autoři: Falcou, Joel Systèmes parallèles (LRI) (ParSys - LRI) Laboratoire de Recherche en Informatique (LRI) a další

Přispěvatelé: Falcou, Joel Systèmes parallèles (LRI) (ParSys - LRI) Laboratoire de Recherche en Informatique (LRI) a další

Zdroj: https://inria.hal.science/tel-01111708 ; Distributed, Parallel, and Cluster Computing [cs.DC]. Universite de Paris 11, 2014.

Témata: parallel programming, generic programming, generative programming, meta-programming, parallel skeletons, programmation parallèle, méta-programmation, programmation générative, programmation générique, squelettes parallèles, ACM: D.: Software/D.2: SOFTWARE ENGINEERING, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC]

Dostupnost: https://inria.hal.science/tel-01111708
https://inria.hal.science/tel-01111708v1/document
https://inria.hal.science/tel-01111708v1/file/Thesis.pdf

Towards a New Processor Architecture. ; Vers une nouvelle Architecture de Processeurs

Autoři: Vincent, Pierre Landru, Jacques Ecole nationale supérieure Mines-Télécom Lille Douai (IMT Nord Europe) a další

Přispěvatelé: Vincent, Pierre Landru, Jacques Ecole nationale supérieure Mines-Télécom Lille Douai (IMT Nord Europe) a další

Zdroj: https://hal.science/hal-05117313 ; 2025.

Témata: silicon, parallel, serial, RISC, photonics, computer, optronics, optics, processor, fiber, laser, digital, silicium, parallèle, série, processeur, photonique, ordinateur, optronique, optique, numérique, fibre, ACM: B.: Hardware, ACM: C.: Computer Systems Organization, [INFO]Computer Science [cs], [PHYS]Physics [physics]

Dostupnost: https://hal.science/hal-05117313
https://hal.science/hal-05117313v2/document
https://hal.science/hal-05117313v2/file/frParalSerieRiscV1.pdf

HARS: A Hardware-Assisted Runtime Software for embedded many-core architectures

Autoři: Lhuillier, Y. Ojail, M. Guerre, A. a další

Přispěvatelé: Lhuillier, Y. Ojail, M. Guerre, A. a další

Zdroj: ISSN: 1539-9087.

Témata: B.5.0 [Register-Transfer-Level Implementation]: General, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.7: Organization and Design/D.4.7.4: Real-time systems and embedded systems, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.1: Process Management, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, ACM: B.: Hardware/B.5: REGISTER-TRANSFER-LEVEL IMPLEMENTATION, [INFO]Computer Science [cs]

Dostupnost: https://cea.hal.science/cea-01818892
https://doi.org/10.1145/2517311

EEA-Aware For Large-Scale Scientific Applications On Heterogeneous Architectures

Autoři: Garcia Henao, John Anderson, John Anderson Garcia Henao Hernandez, Esteban Navaux, Philippe, O.A. a další

Přispěvatelé: Garcia Henao, John Anderson, John Anderson Garcia Henao Hernandez, Esteban Navaux, Philippe, O.A. a další

Zdroj: ACM Student Research Competition at Supercomputing. The International Conference for High Performance Computing, Networking, Storage and Analysis ; https://hal.science/hal-01739585 ; ACM Student Research Competition at Supercomputing. The International Conference for High Performance Computing, Networking, Storage and Analysis, Nov 2016, Salt Lake City, Utah, United States

Témata: Exascale Computing, Energy Aware, Power Capping, Energy Efficiency, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.8: Performance/D.4.8.2: Monitors, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.8: Performance/D.4.8.1: Modeling and prediction, [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC]

Geografické téma: Salt Lake City, Utah, United States

Dostupnost: https://hal.science/hal-01739585
https://hal.science/hal-01739585v1/document
https://hal.science/hal-01739585v1/file/01_EEAaware-SC16-JAGH-poster.pdf

A continuation-based noninterruptible multithreading processor architecture.

Autoři: Amamiya, Satoshi Amamiya, Makoto Hasegawa, Ryuzo a další

Zdroj: Journal of Supercomputing; Feb2009, Vol. 47 Issue 2, p228-252, 25p, 18 Diagrams, 1 Chart, 10 Graphs

Témata: INTEGRATED circuits, SIMULTANEOUS multithreading processors, COMPUTER architecture, COMPUTERS, COMPUTER operating systems, COMPUTER software, COMPUTER programming

Embedded Runtime for Reconfigurable Dataflow Graphs on Manycore Architectures

Autoři: Miomandre, Hugo Hascoët, Julien Desnos, Karol a další

Přispěvatelé: Miomandre, Hugo Hascoët, Julien Desnos, Karol a další

Zdroj: PARMA-DITAM ; https://hal.science/hal-01704702 ; PARMA-DITAM, Jan 2018, Manchester, United Kingdom. ⟨10.1145/3183767.3183780⟩

Témata: ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-ES]Computer Science [cs]/Embedded Systems

Geografické téma: Manchester, United Kingdom

Dostupnost: https://hal.science/hal-01704702
https://hal.science/hal-01704702v1/document
https://hal.science/hal-01704702v1/file/parma-ditam18.pdf
https://doi.org/10.1145/3183767.3183780

Architecture Studies and System Demonstrations of Optical Parallel Processor for AI and NI

Autoři: Lee, Sing H. Esener, Sadik C. CALIFORNIA UNIV SAN DIEGO LA JOLLA DEPT OF ELECTRICAL AND COMPUTER ENGINEERING

Přispěvatelé: Lee, Sing H. Esener, Sadik C. CALIFORNIA UNIV SAN DIEGO LA JOLLA DEPT OF ELECTRICAL AND COMPUTER ENGINEERING

Zdroj: DTIC AND NTIS

Témata: Electrooptical and Optoelectronic Devices, Computer Hardware, COMPUTER ARCHITECTURE, MULTIPROCESSORS, PARALLEL PROCESSORS, OPTICAL PROCESSING, ELECTROOPTICS, COMPUTER PROGRAMMING, NERVOUS SYSTEM, ARTIFICIAL INTELLIGENCE, DEMONSTRATIONS, ARCHITECTURE, INTELLIGENCE, OPTICAL EQUIPMENT, ALGORITHMS, PROTOTYPES

Popis souboru: text/html

Relation: http://www.dtic.mil/docs/citations/ADA244170

Dostupnost: http://www.dtic.mil/docs/citations/ADA244170
http://oai.dtic.mil/oai/oai?&verb=getRecord&metadataPrefix=html&identifier=ADA244170

Proceedings of the 1989 ACM symposium on parallel algorithms and architectures

Zdroj: Conference: Association for Computing Machinery (ACM) symposium on parallel algorithms and architectures, Santa Fe, NM (United States), 18-21 Jun 1989

Popis souboru: Medium: X; Size: Pages: (434 p)

Přístupová URL adresa: http://www.osti.gov/scitech/biblio/5015495

Architectures of Flexible Symmetric Key Crypto Engines-A Survey: From Hardware Coprocessor to Multi-Crypto-Processor System on Chip.

Autoři: BOSSUET, LILIAN GRAND, MICHAEL GASPAR, LUBOS a další

Zdroj: ACM Computing Surveys; Aug2013, Vol. 45 Issue 4, p41-41:32, 32p, 9 Diagrams, 3 Charts, 2 Graphs

Témata: CRYPTOGRAPHY research, COMPUTER network security, COMPUTER architecture, FAULT-tolerant computing, FAULT tolerance (Engineering), RELIABILITY in engineering

Covariance tracking: architecture optimizations for embedded systems

Autoři: Romero, Andrés Lacassagne, Lionel Gouiffès, Michèle a další

Přispěvatelé: Romero, Andrés Lacassagne, Lionel Gouiffès, Michèle a další

Zdroj: ISSN: 1687-6172.

Témata: covariance-tracking, real-time image processing, SIMD, SSE, AVX, Neon, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.8: Scene Analysis/I.4.8.2: Motion, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.8: Scene Analysis/I.4.8.12: Tracking, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.7: Feature Measurement/I.4.7.1: Invariants, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.7: Feature Measurement/I.4.7.2: Moments, ACM: I.: Computing Methodologies/I.4: IMAGE PROCESSING AND COMPUTER VISION/I.4.7: Feature Measurement/I.4.7.5: Texture, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures/C.1.4.1: Mobile processors, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.6: Optimization, [INFO.INFO-DS]Computer Science [cs]/Data Structures and Algorithms [cs.DS], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [SPI.AUTO]Engineering Sciences [physics]/Automatic, [SPI.SIGNAL]Engineering Sciences [physics]/Signal and Image processing, [INFO.INFO-AO]Computer Science [cs]/Computer Arithmetic, [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-SE]Computer Science [cs]/Software Engineering [cs.SE], [INFO.INFO-DM]Computer Science [cs]/Discrete Mathematics [cs.DM], [INFO.INFO-RB]Computer Science [cs]/Robotics [cs.RO], [INFO.INFO-TI]Computer Science [cs]/Image Processing [eess.IV], [INFO.INFO-TS]Computer Science [cs]/Signal and Image Processing, [INFO.INFO-CV]Computer Science [cs]/Computer Vision and Pattern Recognition [cs.CV]

Dostupnost: https://inria.hal.science/hal-01094903
https://inria.hal.science/hal-01094903v1/document
https://inria.hal.science/hal-01094903v1/file/Eurasip%202014-12.pdf
https://doi.org/10.1186/1687-6180-2014-175

On-Chip Memory Architecture Exploration Framework for DSP Processor-Based Embedded System on Chip.

Autoři: Kumar, T. S. Rajesh Govindarajan, R. Ravikumar, C. P.

Zdroj: ACM Transactions on Embedded Computing Systems; Mar2012, Vol. 11 Issue 1, p1-25, 25p

Témata: SYSTEMS on a chip, COMPUTER storage devices, COMPUTER architecture, DIGITAL signal processing, EMBEDDED computer systems, PERFORMANCE evaluation, PERSONAL computers

A distributed processor state management architecture for large-window processors

Autoři: González, Isidro Galluzzi, Marco Veidenbaum, Alexander V. a další

Přispěvatelé: González, Isidro Galluzzi, Marco Veidenbaum, Alexander V. a další

Zdroj: Recercat. Dipósit de la Recerca de Catalunya
instname
UPCommons. Portal del coneixement obert de la UPC
Universitat Politècnica de Catalunya (UPC)

Témata: Parallel architectures, Àrees temàtiques de la UPC::Informàtica::Arquitectura de computadors, Parallel processing (Electronic computers), Processament en paral·lel (Ordinadors), 0103 physical sciences, 0202 electrical engineering, electronic engineering, information engineering, Checkpointing, 02 engineering and technology, Informàtica::Arquitectura de computadors [Àrees temàtiques de la UPC], 01 natural sciences, File organisation

Popis souboru: application/pdf

Přístupová URL adresa: https://upcommons.upc.edu/bitstream/2117/108798/1/04771775.pdf
http://hdl.handle.net/2117/108798
http://ieeexplore.ieee.org/document/4771775/
https://upcommons.upc.edu/handle/2117/108798
https://dblp.uni-trier.de/db/conf/micro/micro2008.html#GonzalezGVRCV08
https://dl.acm.org/doi/10.1109/MICRO.2008.4771775
https://ieeexplore.ieee.org/document/4771775/
http://yadda.icm.edu.pl/yadda/element/bwmeta1.element.ieee-000004771775

A Survey on Memory-centric Computer Architectures.

Autoři: GEBREGIORGIS, ANTENEH HOANG ANH DU NGUYEN JINTAO YU a další

Zdroj: ACM Journal on Emerging Technologies in Computing Systems; Oct2022, Vol. 18 Issue 4, p1-50, 50p

Témata: COMPUTER architecture, INTERNET surveys, PARALLEL processing

Programming many-core architectures - a case study: dense matrix computations on the Intel single-chip cloud computer processor.

Autoři: Marker, Bryan Chan, Ernie Poulson, Jack a další

Zdroj: Concurrency & Computation: Practice & Experience; Aug2012, Vol. 24 Issue 12, p1317-1333, 17p

Témata: COMPUTER programming, COMPUTER architecture, CASE studies, SYSTEMS on a chip, CLOUD computing, PARALLEL computers, COMPUTER research

6.823 Computer System Architecture, Spring 2002 ; Computer System Architecture

Autoři: Asanovic, Krste Arvind, V. Devadas, Srinivas a další

Přispěvatelé: Asanovic, Krste Arvind, V. Devadas, Srinivas a další

Témata: computer architecture, computer system architecture, hardware, hardware design, software, software design, instruction set design, processor micro-architecture, pipelining, cache memory, virtual memory, I/O, input/output, interrupts, superscalar architectures, VLIW machines, vector supercomputers, multithreaded architectures, symmetric multiprocessors, parallel computers

Geografické téma: Spring 2002

Popis souboru: 15904 bytes; 18116 bytes; 76031 bytes; 38470 bytes; 13521 bytes; 17491 bytes; 17208 bytes; 11 bytes; 4586 bytes; 21366 bytes; 11602 bytes; 38351 bytes; 4755 bytes; 27322 bytes; 25313 bytes; 4039 bytes; 301 bytes; 354 bytes; 339 bytes; 180 bytes; 285 bytes; 67 bytes; 17685 bytes; 49 bytes; 143 bytes; 247 bytes; 19283 bytes; 262 bytes; 25949 bytes; 547311 bytes; 94135 bytes; 128447 bytes; 272685 bytes; 174522 bytes; 220321 bytes; 121050 bytes; 295953 bytes; 327250 bytes; 280519 bytes; 467767 bytes; 400880 bytes; 239528 bytes; 286310 bytes; 259091 bytes; 347438 bytes; 160795 bytes; 230943 bytes; 139072 bytes; 163877 bytes; 176304 bytes; 333149 bytes; 360886 bytes; 460427 bytes; 214591 bytes; 194918 bytes; 288178 bytes; 230380 bytes; 743706 bytes; 130008 bytes; 367269 bytes; 229817 bytes; 228911 bytes; 257717 bytes; 176594 bytes; 236711 bytes; 317637 bytes; 128440 bytes; 220287 bytes; 283791 bytes; 259095 bytes; 333152 bytes; 194914 bytes; 367265 bytes; 246274 bytes; 288561 bytes; 317555 bytes; 3486 bytes; 811 bytes; 813 bytes; 830 bytes; 573 bytes; 2097 bytes; 68877 bytes; 10290 bytes; 10280 bytes; 10259 bytes; 10289 bytes; 10256 bytes; 10262 bytes; 10226 bytes; 10242 bytes; 10668 bytes; 9922 bytes; 10240 bytes; 10247 bytes; 10051 bytes; 10239 bytes; 10621 bytes; 9759 bytes; 10266 bytes; 10318 bytes; 10265 bytes; 10850 bytes; 10310 bytes; 10246 bytes; 9622 bytes; 10276 bytes; 10250 bytes; 10269 bytes; 10326 bytes; 9976 bytes; 10263 bytes; 10366 bytes; 10298 bytes; 9909 bytes; 11017 bytes; 10292 bytes; 10071 bytes; 10303 bytes; 10241 bytes; 10260 bytes; 9750 bytes; 10287 bytes; 10236 bytes; text/html

Relation: local: 6.823; http://hdl.handle.net/1721.1/35849

Dostupnost: http://hdl.handle.net/1721.1/35849

TBES: Template-Based Exploration and Synthesis of Heterogeneous Multiprocessor Architectures on FPGA

Autoři: Corre, Youenn Diguet, Jean-Philippe Heller, Dominique a další

Přispěvatelé: Corre, Youenn Diguet, Jean-Philippe Heller, Dominique a další

Zdroj: ACM Transactions on Embedded Computing Systems. 15:1-27

Témata: [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, 13. Climate action, Electronic System Level, 0202 electrical engineering, electronic engineering, information engineering, ACM: B.: Hardware/B.5: REGISTER-TRANSFER-LEVEL IMPLEMENTATION, Multiprocessor, 02 engineering and technology, High-Level Synthesis, ACM: D.: Software/D.2: SOFTWARE ENGINEERING/D.2.2: Design Tools and Techniques, System-on-Chip

Přístupová URL adresa: https://hal.archives-ouvertes.fr/hal-01172103/document
https://dblp.uni-trier.de/db/journals/tecs/tecs15.html#CorreDHBL16
https://hal.archives-ouvertes.fr/hal-01172103
https://dl.acm.org/doi/10.1145/2816817
https://doi.org/10.1145/2816817

Parallel LDPC Decoding on the Cell/B.E. Processor

Autoři: Falcão, Gabriel Sousa, Leonel Silva, Vitor a další

Přispěvatelé: Falcão, Gabriel Sousa, Leonel Silva, Vitor a další

Zdroj: HiPEAC 2009 - High Performance and Embedded Architectures and Compilers ; https://hal.inria.fr/inria-00446368 ; HiPEAC 2009 - High Performance and Embedded Architectures and Compilers, Jan 2009, Paphos, Cyprus. ⟨10.1007/978-3-540-92990-1_28⟩

Témata: ACM: B.: Hardware/B.2: ARITHMETIC AND LOGIC STRUCTURES, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors, [INFO.INFO-OH]Computer Science [cs]/Other [cs.OH], [INFO.INFO-ES]Computer Science [cs]/Embedded Systems

Geografické téma: Paphos, Cyprus

Relation: inria-00446368; https://hal.inria.fr/inria-00446368

Dostupnost: https://hal.inria.fr/inria-00446368
https://doi.org/10.1007/978-3-540-92990-1_28