Výsledky vyhľadávania - acm: b.: hardware/b.6: logic design/b.6.3: design aids/b.6.3.0: (automatic OR automation) synthesis

  • Zobrazené výsledky 1 - 11 z 11
Upresniť hľadanie
  1. 1

    Model Driven Engineering Benefits for High Level Synthesis

    Autori: Le Beux, Sébastien Marquet, Philippe Dekeyser, Jean-Luc a ďalší

    Prispievatelia: Le Beux, Sébastien Marquet, Philippe Dekeyser, Jean-Luc a ďalší

    Zdroj: https://inria.hal.science/inria-00311300 ; [Research Report] RR-6615, INRIA. 2008, pp.46.

    Predmety: ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.1: Design Styles/B.6.1.5: Parallel circuits, ACM: B.: Hardware/B.8: PERFORMANCE AND RELIABILITY/B.8.2: Performance Analysis and Design Aids, ACM: I.: Computing Methodologies/I.6: SIMULATION AND MODELING/I.6.5: Model Development/I.6.5.0: Modeling methodologies, ACM: C.: Computer Systems Organization/C.3: SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS/C.3.2: Real-time and embedded systems, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Dostupnosť: https://inria.hal.science/inria-00311300
    https://inria.hal.science/inria-00311300/document
    https://inria.hal.science/inria-00311300/file/RR-6615.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  2. 2

    Model Driven Engineering Benefits for High Level Synthesis

    Autori: Le Beux, Sébastien Marquet, Philippe Dekeyser, Jean-Luc a ďalší

    Prispievatelia: Le Beux, Sébastien Marquet, Philippe Dekeyser, Jean-Luc a ďalší

    Zdroj: https://hal.inria.fr/inria-00311300 ; [Research Report] RR-6615, INRIA. 2008, pp.46.

    Predmety: ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.1: Design Styles/B.6.1.5: Parallel circuits, ACM: B.: Hardware/B.8: PERFORMANCE AND RELIABILITY/B.8.2: Performance Analysis and Design Aids, ACM: I.: Computing Methodologies/I.6: SIMULATION AND MODELING/I.6.5: Model Development/I.6.5.0: Modeling methodologies, ACM: C.: Computer Systems Organization/C.3: SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS/C.3.2: Real-time and embedded systems, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Relation: Report N°: RR-6615; inria-00311300; https://hal.inria.fr/inria-00311300; https://hal.inria.fr/inria-00311300/document; https://hal.inria.fr/inria-00311300/file/RR-6615.pdf

    Dostupnosť: https://hal.inria.fr/inria-00311300
    https://hal.inria.fr/inria-00311300/document
    https://hal.inria.fr/inria-00311300/file/RR-6615.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  3. 3

    Contributions to Program Optimization and High-Level Synthesis ; Contributions à l'optimisation de programmes et à la synthèse de circuits haut-niveau

    Autori: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Centre Inria de l'Université Grenoble Alpes a ďalší

    Prispievatelia: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Centre Inria de l'Université Grenoble Alpes a ďalší

    Zdroj: https://inria.hal.science/tel-02151877 ; Hardware Architecture [cs.AR]. ENS de Lyon, 2019.

    Predmety: High-Level Synthesis, Compilation Techniques, Automatic Parallelization, Compilation, Parallélisation automatique, Synthèse haut-niveau, FPGA, ACM: B.: Hardware, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.2: Optimization, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.1: Compilers, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-PL]Computer Science [cs]/Programming Languages [cs.PL]

    Dostupnosť: https://inria.hal.science/tel-02151877
    https://inria.hal.science/tel-02151877v2/document
    https://inria.hal.science/tel-02151877v2/file/hdr-alias.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  4. 4

    Contributions to Program Optimization and High-Level Synthesis ; Contributions à l'optimisation de programmes et à la synthèse de circuits haut-niveau

    Autori: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Inria Grenoble - Rhône-Alpes a ďalší

    Prispievatelia: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Inria Grenoble - Rhône-Alpes a ďalší

    Zdroj: https://inria.hal.science/tel-02151877 ; Hardware Architecture [cs.AR]. ENS de Lyon, 2019.

    Predmety: High-Level Synthesis, Compilation Techniques, Automatic Parallelization, Compilation, Parallélisation automatique, Synthèse haut-niveau, FPGA, ACM: B.: Hardware, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.2: Optimization, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.1: Compilers, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-PL]Computer Science [cs]/Programming Languages [cs.PL]

    Dostupnosť: https://inria.hal.science/tel-02151877
    https://inria.hal.science/tel-02151877v2/document
    https://inria.hal.science/tel-02151877v2/file/hdr-alias.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  5. 5

    Contributions to Program Optimization and High-Level Synthesis ; Contributions à l'optimisation de programmes et à la synthèse de circuits haut-niveau

    Autori: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Centre Inria de l'Université Grenoble Alpes a ďalší

    Prispievatelia: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Centre Inria de l'Université Grenoble Alpes a ďalší

    Zdroj: https://inria.hal.science/tel-02151877 ; Hardware Architecture [cs.AR]. ENS de Lyon, 2019.

    Predmety: Automatic Parallelization, Compilation Techniques, High-Level Synthesis, FPGA, Synthèse haut-niveau, Parallélisation automatique, Compilation, ACM: B.: Hardware, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.2: Optimization, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.1: Compilers, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-PL]Computer Science [cs]/Programming Languages [cs.PL]

    Dostupnosť: https://inria.hal.science/tel-02151877
    https://inria.hal.science/tel-02151877v2/document
    https://inria.hal.science/tel-02151877v2/file/hdr-alias.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  6. 6

    Contributions to Program Optimization and High-Level Synthesis ; Contributions à l'optimisation de programmes et à la synthèse de circuits haut-niveau

    Autori: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Laboratoire de l'Informatique du Parallélisme (LIP) a ďalší

    Prispievatelia: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Laboratoire de l'Informatique du Parallélisme (LIP) a ďalší

    Zdroj: https://hal.inria.fr/tel-02151877 ; Hardware Architecture [cs.AR]. ENS de Lyon, 2019.

    Predmety: High-Level Synthesis, Compilation Techniques, Automatic Parallelization, Compilation, Parallélisation automatique, Synthèse haut-niveau, FPGA, ACM: B.: Hardware, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.2: Optimization, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.1: Compilers, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-PL]Computer Science [cs]/Programming Languages [cs.PL]

    Relation: tel-02151877; https://hal.inria.fr/tel-02151877; https://hal.inria.fr/tel-02151877v2/document; https://hal.inria.fr/tel-02151877v2/file/hdr-alias.pdf

    Dostupnosť: https://hal.inria.fr/tel-02151877
    https://hal.inria.fr/tel-02151877v2/document
    https://hal.inria.fr/tel-02151877v2/file/hdr-alias.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  7. 7

    Contributions to Program Optimization and High-Level Synthesis ; Contributions à l'optimisation de programmes et à la synthèse de circuits haut-niveau

    Autori: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Inria Grenoble - Rhône-Alpes a ďalší

    Prispievatelia: Alias, Christophe CASH - Compilation and Analysis, Software and Hardware (CASH) Inria Grenoble - Rhône-Alpes a ďalší

    Zdroj: https://hal.inria.fr/tel-02151877 ; Hardware Architecture [cs.AR]. ENS de Lyon, 2019.

    Predmety: High-Level Synthesis, Compilation Techniques, Automatic Parallelization, Compilation, Parallélisation automatique, Synthèse haut-niveau, FPGA, ACM: B.: Hardware, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.2: Optimization, ACM: D.: Software/D.3: PROGRAMMING LANGUAGES/D.3.4: Processors/D.3.4.1: Compilers, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-PL]Computer Science [cs]/Programming Languages [cs.PL]

    Relation: tel-02151877; https://hal.inria.fr/tel-02151877; https://hal.inria.fr/tel-02151877/document; https://hal.inria.fr/tel-02151877/file/hdr-alias.pdf

    Dostupnosť: https://hal.inria.fr/tel-02151877
    https://hal.inria.fr/tel-02151877/document
    https://hal.inria.fr/tel-02151877/file/hdr-alias.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  8. 8

    Global Optimization based on Contractor Programming ; Global Optimization based on Contractor Programming: Application to $H_\infty$ synthesis

    Autori: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Prispievatelia: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Zdroj: 8th Small Workshop on Interval Methods
    https://hal.science/hal-01194756
    8th Small Workshop on Interval Methods, Jun 2015, Prague, Czech Republic
    http://kam.mff.cuni.cz/conferences/swim2015/

    Predmety: Contractor Programming, Global Optimization, ACM: G.: Mathematics of Computing/G.1: NUMERICAL ANALYSIS/G.1.6: Optimization/G.1.6.2: Global optimization, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, [INFO.INFO-RO]Computer Science [cs]/Operations Research [math.OC], [MATH.MATH-OC]Mathematics [math]/Optimization and Control [math.OC]

    Geografické téma: Prague, Czech Republic

    Dostupnosť: https://hal.science/hal-01194756

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  9. 9

    Global Optimization based on Contractor Programming ; Global Optimization based on Contractor Programming: Application to $H_\infty$ synthesis

    Autori: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Prispievatelia: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Zdroj: 8th Small Workshop on Interval Methods
    https://hal.science/hal-01194756
    8th Small Workshop on Interval Methods, Jun 2015, Prague, Czech Republic
    http://kam.mff.cuni.cz/conferences/swim2015/

    Predmety: Contractor Programming, Global Optimization, ACM: G.: Mathematics of Computing/G.1: NUMERICAL ANALYSIS/G.1.6: Optimization/G.1.6.2: Global optimization, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, [INFO.INFO-RO]Computer Science [cs]/Operations Research [math.OC], [MATH.MATH-OC]Mathematics [math]/Optimization and Control [math.OC]

    Geografické téma: Prague, Czech Republic

    Dostupnosť: https://hal.science/hal-01194756

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  10. 10

    Global Optimization based on Contractor Programming ; Global Optimization based on Contractor Programming: Application to $H_\infty$ synthesis

    Autori: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Prispievatelia: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Zdroj: 8th Small Workshop on Interval Methods
    https://hal.science/hal-01194756
    8th Small Workshop on Interval Methods, Jun 2015, Prague, Czech Republic
    http://kam.mff.cuni.cz/conferences/swim2015/

    Predmety: Global Optimization, Contractor Programming, ACM: G.: Mathematics of Computing/G.1: NUMERICAL ANALYSIS/G.1.6: Optimization/G.1.6.2: Global optimization, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, [INFO.INFO-RO]Computer Science [cs]/Operations Research [math.OC], [MATH.MATH-OC]Mathematics [math]/Optimization and Control [math.OC]

    Geografické téma: Prague, Czech Republic

    Dostupnosť: https://hal.science/hal-01194756

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených
  11. 11

    Global Optimization based on Contractor Programming ; Global Optimization based on Contractor Programming: Application to $H_\infty$ synthesis

    Autori: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Prispievatelia: Ninin, Jordan Monnet, Dominique Clement, Benoit a ďalší

    Zdroj: 8th Small Workshop on Interval Methods
    https://hal.archives-ouvertes.fr/hal-01194756
    8th Small Workshop on Interval Methods, Jun 2015, Prague, Czech Republic
    http://kam.mff.cuni.cz/conferences/swim2015/

    Predmety: Contractor Programming, Global Optimization, ACM: G.: Mathematics of Computing/G.1: NUMERICAL ANALYSIS/G.1.6: Optimization/G.1.6.2: Global optimization, ACM: B.: Hardware/B.6: LOGIC DESIGN/B.6.3: Design Aids/B.6.3.0: Automatic synthesis, [INFO.INFO-RO]Computer Science [cs]/Operations Research [cs.RO], [MATH.MATH-OC]Mathematics [math]/Optimization and Control [math.OC]

    Geografické téma: Prague, Czech Republic

    Relation: hal-01194756; https://hal.archives-ouvertes.fr/hal-01194756

    Dostupnosť: https://hal.archives-ouvertes.fr/hal-01194756

    View record from BASE Nájsť tento článok vo Web of Science
    Pridať do obľúbených

Vyhľadávacie nástroje: