Výsledky vyhledávání - Types and Design Styles—gate arrays General Terms
-
1
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors, B.6.3 [Logic Design, Design Aids—Optimization, B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays General Terms, Algorithms, Performance, Design, Experimentation Additional Key Words and Phrases, FPGA, technology mapping, cut enumeration, area flow, edge flow
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.127; http://www.eecs.berkeley.edu/~alanmi/publications/2009/trets09_wmap.pdf
-
2
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors B.6.3 [Logic Design, Design Aids – Optimization, B.7.1 [Integrated Circuits, Types and Design Styles – Gate arrays General Terms Algorithms, Performance, Design, Experimentation Keywords FPGA, Technology Mapping, Cut Enumeration, Area Flow, Edge Flow
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.5175; http://www.eecs.berkeley.edu/~alanmi/publications/2008/fpga08_wmap.pdf
-
3
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles – Gate Arrays General Terms, Design. Keywords Field-Programmable Gate Arrays, Power Minimization
Popis souboru: application/pdf
-
4
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors, D.3.4 [Programming Languages, Processors—Code generation, Compilers, Optimization, C.1.3 [Processor Architectures, Other Architecture Styles—Adaptable architectures, B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays General Terms, Algorithms, Languages, Performance Additional Key Words and Phrases, Instr
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.81.6354; http://ce.et.tudelft.nl/publicationfiles/1140_7_MoscuTecs.pdf
-
5
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors, B.6.3 [Logic Design, Design Aides—Automatic synthesis, Optimization, Verification, B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays General Terms, Design, Verification Additional Key Words and Phrases, Satisfiability
Popis souboru: application/pdf
-
6
Přispěvatelé: The Pennsylvania State University CiteSeerX Archives
Témata: Categories and Subject Descriptors B.7.2 [Integrated Circuits, Design Aids – layout, placement and routing, verification B.7.1 [Integrated Circuits, Types and Design Styles – gate arrays General Terms Design, Verification Keywords FPGA, PLD, programmable logic, automatic layout
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.65.1411; http://www.eecg.toronto.edu/~jayar/pubs/kuon/kuonfpga05.pdf
-
7
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles – Gate Arrays General Terms, Design. Keywords Field-Programmable Gate Arrays, Power Minimization
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.553.5284; http://www.ece.ubc.ca/~julienl/papers/pdf/fpga07.pdf
-
8
Autoři:
Přispěvatelé:
Témata: Categories and Subject Descriptors, A.1 [Introductory and Survey, B.6.1 [Logic Design, Design Style—logic arrays, B.6.3 [Logic Design, Design Aids, B.7.1 [Integrated Circuits, Types and Design Styles—gate arrays General Terms, Design, Performance Additional Key Words and Phrases, Automatic design, field-programmable, FPGA, manual design
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.476.7584; http://www.idi.ntnu.no/emner/tdt22/2011/reconfig.pdf
-
9
Autoři:
Přispěvatelé:
Témata: Categories and Subject Descriptors D.3.2 [Programming Languages, Language Classifications–Functional Language, D.3.4 [Programming Languages, Processors–compilers, B.7 [Integrated Circuits, Types and Design Styles–gate arrays General Terms Languages Keywords Functional programming, reconfigurable hardware, FPGA, Hume, VHDL
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.308.7758; http://www.macs.hw.ac.uk/~greg/publications/sm.fhpc12.pdf
-
10
Autoři:
Přispěvatelé:
Zdroj: http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/glsvlsi04/pdffiles/p348.pdf.
Témata: Categories and Subject Descriptors B.6.3 [Logic Design, Design Aids—Optimization, B.7.1 [Integrated Circuits, Types and Design Styles—Gate Arrays General Terms Algorithms, Design Keywords SPFD, Logic Optimization, One-to-Many Rewiring (OMR
Popis souboru: application/pdf
-
11
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors, B.6.3 [Logic Design, Design Aids—Optimization, B.7.1 [Integrated Circuits, Types and Design Styles—Gate arrays General Terms, Algorithms, Performance, Design, Experimentation Additional Key Words and Phrases, FPGA, don’t-cares, resynthesis, Boolean satisfiability ACM Reference Format
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.6358; http://www.eecs.berkeley.edu/~alanmi/publications/2011/trets11_mfs.pdf
-
12
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles – gate array, VLSI. General Terms Performance, Design, Experimentation. Keywords VPGA, interconnect architectures, Lookup Table, gate array
Popis souboru: application/pdf
-
13
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles— Gate arrays, C.5.3 [Computer System Implementation, Microcomputers—Microprocessors General Terms Design, Performance Keywords FPGA, Reconfigurable processor, Pipeline, Energy
Popis souboru: application/pdf
-
14
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors, B.7.1 [Integrated Circuits, Types and Design Styles— Gate arrays, B.7.2 [Integrated Circuits, Design Aids—Placement and routing, J.6 [Computer Applications, Computer-Aided Engineering General Terms, Algorithms, Design, Experimentation, Measurement, Performance Additional Key Words and Phrases, Computer-aided design of VLSI, field-programmable gate array, layout, synthesis
Popis souboru: application/pdf
-
15
Autoři:
Přispěvatelé:
Témata: Categories and Subject Descriptors, B.6.1 [Logic Design, Design Styles—combinational logic, B.6.3 [Logic Design, Design Aids—automatic synthesis, optimization, B.7.1 [Integrated Circuits, Types and Design Styles—gate arrays, J.6 [Computer-Aided Engineering, Computer-Aided Design General Terms, Algorithms, Design, Experimentation, Measurement, Performance, Theory Additional Key Words and Phrases, Area minimization, computer-aided design of VLSI, decomposition, delay minimization, delay modeling, FPGA, logic optimization, power minimi
Popis souboru: application/pdf
-
16
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors, B.7.1 [Integrated Circuits, Types and Design Styles— gate arrays, B.7.2 [Integrated Circuits, Design Aids—placement and routing General Terms, Design, Experimentation, Measurement, Performance, Theory, Verification
Popis souboru: application/pdf
-
17
Autoři: a další
Zdroj: Animal Biotelemetry; 10/15/2025, Vol. 13 Issue 1, p1-12, 12p
Témata: SILVER carp, CARP, ECOLOGICAL forecasting, INTRODUCED species, UNDERWATER acoustic telemetry, AQUATIC ecology, ECOSYSTEM management, HABITAT conservation
Geografický termín: ILLINOIS River (Ill.), GREAT Lakes (North America), NORTH America
-
18
Autoři:
Přispěvatelé:
Témata: Categories and Subject Descriptors B.3.2 [Memory Structures, Design Styles—Associative Memories, B.7.1 [Integrated Circuits, Types and Design Styles—Gate Arrays, E.2 [Data, Data Storage Representations—Hash-table representations General Terms Algorithms, Design, Performance Keywords FPGA, BRAM, Associative Memory, CAM, Cache, Hashing
Popis souboru: application/pdf
Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.366.3876; http://ic.ese.upenn.edu/pdf/dmhc_fpga2013.pdf
-
19
Autoři: a další
Přispěvatelé: a další
Témata: Categories and Subject Descriptors B.7.1 [Integrated Circuits, Types and Design Styles— Gate arrays, C.1 [Processor Architectures, Miscellaneous General Terms Design, Performance Keywords FPGA, Reconfigurable processor, Technology scaling
Popis souboru: application/pdf
-
20
Autoři: a další
Přispěvatelé: a další
Zdroj: http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2004/fpga04/pdffiles/p099.pdf.
Témata: Categories and Subject Descriptors B.6.3 [Logic Design, Design Aids – Automatic synthesis, Optimization, B.7.1 [Integrated Circuits, Types and Design Styles – Gate arrays, B.7.2 [Integrated Circuits, Design Aids – Layout, Placement and routing, B.8.2 [Performance and Reliability, Performance Analysis and Design Aids. General Terms Algorithms, Performance, Design. Keywords FPGA, Logic synthesis, Placement, Timing Optimization
Popis souboru: application/pdf
Nájsť tento článok vo Web of Science 
Full Text Finder