Search Results - ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES

Refine Results
  1. 1

    HARS: A Hardware-Assisted Runtime Software for embedded many-core architectures

    Authors: Lhuillier, Y. Ojail, M. Guerre, A. et al.

    Contributors: Lhuillier, Y. Ojail, M. Guerre, A. et al.

    Source: ISSN: 1539-9087.

    Subject Terms: B.5.0 [Register-Transfer-Level Implementation]: General, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.7: Organization and Design/D.4.7.4: Real-time systems and embedded systems, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.1: Process Management, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, ACM: B.: Hardware/B.5: REGISTER-TRANSFER-LEVEL IMPLEMENTATION, [INFO]Computer Science [cs]

    Availability: https://cea.hal.science/cea-01818892
    https://doi.org/10.1145/2517311

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  2. 2

    Embedded Runtime for Reconfigurable Dataflow Graphs on Manycore Architectures

    Authors: Miomandre, Hugo Hascoët, Julien Desnos, Karol et al.

    Contributors: Miomandre, Hugo Hascoët, Julien Desnos, Karol et al.

    Source: PARMA-DITAM ; https://hal.science/hal-01704702 ; PARMA-DITAM, Jan 2018, Manchester, United Kingdom. ⟨10.1145/3183767.3183780⟩

    Subject Terms: ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures, [INFO.INFO-ES]Computer Science [cs]/Embedded Systems

    Subject Geographic: Manchester, United Kingdom

    Availability: https://hal.science/hal-01704702
    https://hal.science/hal-01704702v1/document
    https://hal.science/hal-01704702v1/file/parma-ditam18.pdf
    https://doi.org/10.1145/3183767.3183780

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  3. 3

    Introduction au parallélisme et aux architectures parallèles

    Authors: Etiemble, Daniel Cappello, Franck Laboratoire de Recherche en Informatique (LRI) et al.

    Contributors: Etiemble, Daniel Cappello, Franck Laboratoire de Recherche en Informatique (LRI) et al.

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01793592 ; 2017.

    Subject Terms: pThreads, loi d'Amdhal, modèle Roofline, mémoires partagées et distribuées, parallélisme de données et de contrôle, modèles d'exécution, classification de Flynn, extensions SIMD, OpenMP, modèles de programmation, MPI, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01793592

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  4. 4

    Digital Systems Design

    Authors: Sameni, Reza Shiraz University (Shiraz University)

    Contributors: Sameni, Reza Shiraz University (Shiraz University)

    Source: https://hal.science/cel-01815308 ; Engineering school. Iran. 2018.

    Subject Terms: ACM: C.: Computer Systems Organization, ACM: B.: Hardware, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, ACM: B.: Hardware/B.5: REGISTER-TRANSFER-LEVEL IMPLEMENTATION, ACM: B.: Hardware/B.5: REGISTER-TRANSFER-LEVEL IMPLEMENTATION/B.5.1: Design, [SPI.SIGNAL]Engineering Sciences [physics]/Signal and Image processing, [INFO.INFO-AO]Computer Science [cs]/Computer Arithmetic, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR], [INFO.INFO-LO]Computer Science [cs]/Logic in Computer Science [cs.LO]

    Availability: https://hal.science/cel-01815308
    https://hal.science/cel-01815308v1/document
    https://hal.science/cel-01815308v1/file/CourseSlides2018.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  5. 5

    Synchronous byzantine agreement with nearly a cubic number of communication bits

    Authors: Kowalski, Dariusz R. Mostefaoui, Achour Department of Computer Science Liverpool et al.

    Contributors: Kowalski, Dariusz R. Mostefaoui, Achour Department of Computer Science Liverpool et al.

    Source: ACM symposium on Principles of distributed computing (PODC'13) ; https://hal.science/hal-01151136 ; ACM symposium on Principles of distributed computing (PODC'13), Jul 2013, New-York, United States. pp.84-91, ⟨10.1145/2484239.2484271⟩

    Subject Terms: Agreement problem, Synchronous distributed system, Byzantine process, Message-passing model, Round-based protocol, EIG, Consensus, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.4: Parallel Architectures/C.1.4.0: Distributed architectures, ACM: C.: Computer Systems Organization/C.2: COMPUTER-COMMUNICATION NETWORKS/C.2.4: Distributed Systems, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.7: Organization and Design/D.4.7.1: Distributed systems, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.5: Reliability/D.4.5.2: Fault-tolerance, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.1: Process Management/D.4.1.0: Concurrency, ACM: D.: Software/D.4: OPERATING SYSTEMS/D.4.1: Process Management/D.4.1.5: Synchronization, [INFO]Computer Science [cs], [INFO.INFO-DC]Computer Science [cs]/Distributed, Parallel, and Cluster Computing [cs.DC], [INFO.INFO-DS]Computer Science [cs]/Data Structures and Algorithms [cs.DS]

    Subject Geographic: New-York, United States

    Availability: https://hal.science/hal-01151136
    https://hal.science/hal-01151136v1/document
    https://hal.science/hal-01151136v1/file/podc%20final.pdf
    https://doi.org/10.1145/2484239.2484271

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  6. 6

    Skewed Compressed Cache

    Authors: Sardashti, Somayeh Seznec, André Wood, David A. et al.

    Contributors: Sardashti, Somayeh Seznec, André Wood, David A. et al.

    Source: Proceeding of the 47th Annual IEEE/ACM International Symposium on Microarchitecture ; MICRO - 47th Annual IEEE/ACM International Symposium on Microarchitecture ; https://inria.hal.science/hal-01088050 ; MICRO - 47th Annual IEEE/ACM International Symposium on Microarchitecture, Dec 2014, Cambridge, United Kingdom

    Subject Terms: component, cache design, compression, performance, energy, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Subject Geographic: Cambridge, United Kingdom

    Relation: info:eu-repo/grantAgreement//267175/EU/Defying Amdahl\'s Law/DAL

    Availability: https://inria.hal.science/hal-01088050
    https://inria.hal.science/hal-01088050/document
    https://inria.hal.science/hal-01088050/file/scc%20october%202%20%281%29.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  7. 7

    Exploring branch predictability limits with the MTAGE+SC predictor *

    Authors: Seznec, André Pushing Architecture and Compilation for Application Performance (PACAP) Inria Rennes – Bretagne Atlantique et al.

    Contributors: Seznec, André Pushing Architecture and Compilation for Application Performance (PACAP) Inria Rennes – Bretagne Atlantique et al.

    Source: 5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5)
    https://inria.hal.science/hal-01354251
    5th JILP Workshop on Computer Architecture Competitions (JWAC-5): Championship Branch Prediction (CBP-5), Jun 2016, Seoul, South Korea. pp.4
    http://www.jilp.org/cbp2016/

    Subject Terms: ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.1: Single Data Stream Architectures/C.1.1.1: Pipeline processors, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Subject Geographic: Seoul, South Korea

    Availability: https://inria.hal.science/hal-01354251
    https://inria.hal.science/hal-01354251v1/document
    https://inria.hal.science/hal-01354251v1/file/MutiTage-SC.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  8. 8

    Yet Another Compressed Cache: a Low Cost Yet Effective Compressed Cache

    Authors: Sardashti, Somayeh Seznec, André Wood, David A. et al.

    Contributors: Sardashti, Somayeh Seznec, André Wood, David A. et al.

    Source: ISSN: 1544-3566.

    Subject Terms: ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES/C.1.2: Multiple Data Stream Architectures (Multiprocessors), [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Relation: info:eu-repo/grantAgreement//267175/EU/Defying Amdahl\'s Law/DAL

    Availability: https://inria.hal.science/hal-01354248
    https://inria.hal.science/hal-01354248v1/document
    https://inria.hal.science/hal-01354248v1/file/yacc-taco-july%2022-final.pdf
    https://doi.org/10.1145/2976740

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  9. 9

    Evolution de l'architecture des ordinateurs

    Authors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Contributors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01793615 ; 2016.

    Subject Terms: mur de la chaleur, mur mémoire, technologie CMOS, GPU, multi-cœur, CPU, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01793615

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  10. 10

    Hiérarchie mémoire : les caches

    Authors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Contributors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01794025 ; 2012.

    Subject Terms: fonctionnement des caches, cohérence des caches, caches multiprocesseurs et multicoeurs, optimisations logicielles, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01794025

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  11. 11

    Extensions SIMD des jeux d'instructions

    Authors: Etiemble, Daniel Lacassagne, Lionel Laboratoire de Recherche en Informatique (LRI) et al.

    Contributors: Etiemble, Daniel Lacassagne, Lionel Laboratoire de Recherche en Informatique (LRI) et al.

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01793974 ; Techniques de l'Ingénieur, 2015.

    Subject Terms: Instructions SIMD, SSE, intrinsèque, vectorisation, Altivec, Neon, AVX, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01793974

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  12. 12

    TAGE-SC-L Branch Predictors

    Authors: Seznec, André Amdahl's Law is Forever (ALF) Inria Rennes – Bretagne Atlantique et al.

    Contributors: Seznec, André Amdahl's Law is Forever (ALF) Inria Rennes – Bretagne Atlantique et al.

    Source: Proceedings of the 4th Championship Branch Prediction ; JILP - Championship Branch Prediction ; https://inria.hal.science/hal-01086920 ; JILP - Championship Branch Prediction, Jun 2014, Minneapolis, United States ; http://www.jilp.org/cbp2014/

    Subject Terms: ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Subject Geographic: Minneapolis, United States

    Relation: info:eu-repo/grantAgreement//267175/EU/Defying Amdahl\'s Law/DAL

    Availability: https://inria.hal.science/hal-01086920
    https://inria.hal.science/hal-01086920/document
    https://inria.hal.science/hal-01086920/file/CBP4-TAGE-SC-L.pdf

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  13. 13

    Jeux d'instructions des processeurs

    Authors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Contributors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Source: https://hal.science/hal-01794009 ; 2016.

    Subject Terms: CISC, format d'instructions, type d'instructions, RISC, interface matériel-logiciel, jeu d'instructions, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01794009

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  14. 14

    Processeurs superscalaires 'flots de données'

    Authors: Anceau, François Etiemble, Daniel Circuits Intégrés Numériques et Analogiques (CIAN) et al.

    Contributors: Anceau, François Etiemble, Daniel Circuits Intégrés Numériques et Analogiques (CIAN) et al.

    Source: https://hal.science/hal-01793606 ; 2018.

    Subject Terms: superscalaire, parpallélisme d’instruction, flot de données, renommage de registres, stations de réservation, tampon de réordonnancement, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01793606

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  15. 15

    Processeurs superscalaires multi-pipelines

    Authors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Contributors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01793667 ; 2015.

    Subject Terms: superscalaire, multi-pipeline, lancement des instructions, parallélisme d'instructions, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01793667

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  16. 16

    Introduction aux systèmes embarqués, enfouis et mobiles

    Authors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Contributors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01793572 ; 2016.

    Subject Terms: temps réel, énergie, taille, coût, systèmes de communication, systèmes de contrôle, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs]

    Availability: https://hal.science/hal-01793572

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  17. 17

    Processeurs VLIW

    Authors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Contributors: Etiemble, Daniel Laboratoire de Recherche en Informatique (LRI) Université Paris-Sud - Paris 11 (UP11)-CentraleSupélec-Centre National de la Recherche Scientifique (CNRS)

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01793958 ; 2015.

    Subject Terms: Parallélisme d'instructions, VLIW, pipeline logiciel, traitement du signal, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01793958

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  18. 18

    Introduction à l'architecture des ordinateurs

    Authors: Anceau, François Etiemble, Daniel Circuits Intégrés Numériques et Analogiques (CIAN) et al.

    Contributors: Anceau, François Etiemble, Daniel Circuits Intégrés Numériques et Analogiques (CIAN) et al.

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01794102 ; 2010.

    Subject Terms: Architecture des ordinateurs, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01794102

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  19. 19

    Processeurs : exécution pipeline des instructions

    Authors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Contributors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01793994 ; 2013.

    Subject Terms: Pipeline, superpipeline, renommage de registres, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01793994

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List
  20. 20

    Hiérarchie mémoire : mémoire virtuelle

    Authors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Contributors: Etiemble, Daniel Anceau, François Laboratoire de Recherche en Informatique (LRI) et al.

    Source: ISSN: 1776-0860 ; Techniques de l'Ingénieur ; https://hal.science/hal-01794041 ; 2014.

    Subject Terms: traduction d'adresse, systèmes d'exploitation, algorithmes de remplacement, TLB, table des pages, pagination, segmentation, adresse logique, adresse virtuelle, mémoire physique, mémoire virtuelle, ACM: C.: Computer Systems Organization, ACM: C.: Computer Systems Organization/C.1: PROCESSOR ARCHITECTURES, [INFO]Computer Science [cs], [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]

    Availability: https://hal.science/hal-01794041

    View record from BASE Nájsť tento článok vo Web of Science
    Save to List

Search Tools: