Search Results - "Concurrent Programming – parallel programming. General Terms Design"

FlexBulk: Intelligently Forming Atomic Blocks in Blocked-Execution Multiprocessors to Minimize Squashes

Authors: Rishi Agarwal Josep Torrellas The Pennsylvania State University CiteSeerX Archives

Contributors: Rishi Agarwal Josep Torrellas The Pennsylvania State University CiteSeerX Archives

Source: http://iacoma.cs.uiuc.edu/iacoma-papers/isca11_1.pdf.

Subject Terms: Categories and Subject Descriptors C.1.2 [Processor Architectures, Multiple Data Stream Architectures- MIMD Processors, D.1.3 [Programming Techniques, Concurrent Programming- Parallel Programming. General Terms Design, Performance. Keywords Atomic Block Execution, Thread Squash, Speculation

File Description: application/pdf

Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.307.5609

Availability: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.307.5609
http://iacoma.cs.uiuc.edu/iacoma-papers/isca11_1.pdf

Software transactional memory for multicore embedded systems

Authors: Jennifer Mankin David Kaeli John Ardini et al.

Contributors: Jennifer Mankin David Kaeli John Ardini et al.

Source: http://www3.ece.neu.edu/~jmankin/docs/jmankin-lctes09.pdf.

Subject Terms: Categories and Subject Descriptors D.1.3 [Programming Tech- niques, Concurrent Programming—parallel programming General Terms Design, Experimentation, Performance Keywords Embedded Systems, Multicore, Software Transac- tional Memory (STM, Synchronization, Locking, Transactions

File Description: application/pdf

Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.539.4737

Availability: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.539.4737
http://www3.ece.neu.edu/~jmankin/docs/jmankin-lctes09.pdf

Adaptive transaction scheduling for transactional memory systems

Authors: Richard M. Yoo Hsien-hsin S. Lee The Pennsylvania State University CiteSeerX Archives

Contributors: Richard M. Yoo Hsien-hsin S. Lee The Pennsylvania State University CiteSeerX Archives

Source: http://arch.ece.gatech.edu/pub/spaa08-2.pdf.

Subject Terms: Categories and Subject Descriptors D.1.3 [Programming Techniques, Concurrent Programming— parallel programming General Terms Design, Performance Keywords Contention Intensity, Parallelism, Performance, Transaction Effec- tiveness, Transactional Memory Systems

File Description: application/pdf

Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.537.3323

Availability: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.537.3323
http://arch.ece.gatech.edu/pub/spaa08-2.pdf

HaLock: Hardware-Assisted Lock Contention Detection in Multithreaded Applications

Authors: Yongbing Huang Zehan Cui Licheng Chen et al.

Contributors: Yongbing Huang Zehan Cui Licheng Chen et al.

Source: http://asg.ict.ac.cn/baoyg/downloads/PACT12-HaLock.pdf.

Subject Terms: Concurrent Programming--Parallel programming General Terms Design, Measurement, Performance

File Description: application/pdf

Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.362.1188

Availability: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.362.1188
http://asg.ict.ac.cn/baoyg/downloads/PACT12-HaLock.pdf

Bridging Parallel and Reconfigurable Computing with Multilevel PGAS and SHMEM+

Authors: V. Aggarwal A. George K. Yalamanchili et al.

Contributors: V. Aggarwal A. George K. Yalamanchili et al.

Source: http://www.gidel.com/pdf/SHMEM_aggarwal.pdf.

Subject Terms: D.1.3 [Programming Techniques, Concurrent Programming – parallel programming. General Terms Design, Languages, Performance Keywords Reconfigurable computing, parallel programming, programming language, programming model, productivity, portability

File Description: application/pdf

Relation: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.211.4084; http://www.gidel.com/pdf/SHMEM_aggarwal.pdf

Availability: http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.211.4084
http://www.gidel.com/pdf/SHMEM_aggarwal.pdf